Lenovo ThinkPad 600E Technical Reference Manual for the ThinkPad 600 - Page 50

Miscellaneous System Functions and Ports, Nonmaskable Interrupt (NMI), Attention, System Board

Page 50 highlights

Miscellaneous System Functions and Ports This section provides information about nonmaskable interrupts (NMIs), the power-on password, and hardware compatibility. Nonmaskable Interrupt (NMI) The NMI signals the system microprocessor that a channel check timeout has occurred. This situation can cause lost data or an overrun error on some I/O devices. The NMI masks all other interrupts. The interrupt return (IRET) instruction restores the interrupt flag to the state it was in before the interrupt occurred. A system reset causes a reset of the NMI. The NMI requests from a system board channel check are subject to mask control with the NMI mask bit in the RT/CMOS Address register. See "RT/CMOS Address and NMI Mask Register (Hex 0070)" on page 2-19. The power-on default of the NMI mask is 1 (NMI disabled). Attention The operation following a write to hex 0070 should access hex 0071; otherwise, intermittent failures of the RT/CMOS RAM can occur. 2-28 System Board

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147

Miscellaneous System Functions and Ports
This section provides information about nonmaskable interrupts
(NMIs), the power-on password, and hardware compatibility.
Nonmaskable Interrupt (NMI)
The NMI signals the system microprocessor that a channel check
timeout has occurred.
This situation can cause lost data or an
overrun error on some I/O devices.
The NMI masks all other
interrupts.
The interrupt return (IRET) instruction restores the
interrupt flag to the state it was in before the interrupt occurred.
A
system reset causes a reset of the NMI.
The NMI requests from a system board channel check are subject to
mask control with the NMI mask bit in the RT/CMOS Address
register.
See “RT/CMOS Address and NMI Mask Register (Hex
0070)” on page
2-19.
The power-on default of the NMI mask is 1
(NMI disabled).
Attention
The operation following a write to hex 0070 should access hex 0071;
otherwise, intermittent failures of the RT/CMOS RAM can occur.
2-28
System Board