Lenovo ThinkPad 600E Technical Reference Manual for the ThinkPad 600 - Page 25

Cacheable Address Space, Bus Adapter

Get Lenovo ThinkPad 600E PDF manuals and user guides View all Lenovo ThinkPad 600E manuals
Add to My Manuals
Save this manual to your list of manuals

Page 25 highlights

bus, the cache memory enters "snoop" mode and monitors all write and read operations. If memory data is written to a location in the cache and the cache line is in the "modified" state, the corresponding cache line is written back to system memory and invalidated. When the microprocessor performs a memory read, the data address is used to find the data in the cache. If the data is found (a hit), it is read from the cache memory and no external bus cycle occurs. If the data is not found (a miss), an external bus cycle is used to read the data from system memory. If the address of the missed data is in cacheable address space, the data is stored in the cache memory and the remainder of the cache line is read. When the microprocessor performs a memory write, the data address is used to search the cache. If the address is found (a hit), the data is written to the cache and no external bus cycle is used to write the data to system memory. (If the address of the write operation was not in the cache memory but was in cacheable address space, the data is read back into the cache memory and the remainder of the cache line is read.) Cacheable Address Space Cacheable address space is defined as system memory that resides on the system board (0-640 KB and 1 MB-256 MB). Cacheability of system memory is up to 64 MB for Pentium or 512 MB for Pentium II in the L2 cache. Nothing in address range hex A0000-BFFFF, I/O address space, or memory in any AT slot is cached. ROM address space (hex C0000-C9FFF and F0000-FFFFF) is L1 cacheable for code read operations only. If data in this address range is already in cache memory and the address range is written to, the cached line is invalidated and is read again from RAM, where the BIOS is shadowed. Bus Adapter When the computer is attached to the ThinkPad SelectaDock III docking system, the PCI adapters or AT-bus adapters can be used through the docking system. System Board 2-3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
bus, the cache memory enters “snoop” mode and monitors all write
and read operations.
If memory data is written to a location in the
cache and the cache line is in the “modified” state, the corresponding
cache line is written back to system memory and invalidated.
When the microprocessor performs a memory read, the data address
is used to find the data in the cache.
If the data is found (a hit), it is
read from the cache memory and no external bus cycle occurs.
If
the data is not found (a miss), an external bus cycle is used to read
the data from system memory.
If the address of the missed data is
in cacheable address space, the data is stored in the cache memory
and the remainder of the cache line is read.
When the microprocessor performs a memory write, the data
address is used to search the cache.
If the address is found (a hit),
the data is written to the cache and no external bus cycle is used to
write the data to system memory.
(If the address of the write
operation was not in the cache memory but was in cacheable
address space, the data is read back into the cache memory and the
remainder of the cache line is read.)
Cacheable Address Space
Cacheable address space is defined as system memory that resides
on the system board (0–640 KB and 1 MB–256 MB).
Cacheability of
system memory is up to 64 MB for Pentium or 512 MB for Pentium II
in the L2 cache.
Nothing in address range hex A0000–BFFFF, I/O
address space, or memory in any AT slot is cached.
ROM address space (hex C0000–C9FFF and F0000–FFFFF) is L1
cacheable for
code read operations only
.
If data in this address
range is already in cache memory and the address range is written
to, the cached line is invalidated and is read again from RAM, where
the BIOS is shadowed.
Bus Adapter
When the computer is attached to the ThinkPad SelectaDock III
docking system, the PCI adapters or AT-bus adapters can be used
through the docking system.
System Board
2-3