Lenovo ThinkPad 600E Technical Reference Manual for the ThinkPad 600 - Page 45

Status Register C Hex 00C, Bit 7, Bits 3-0, System Board - internal battery

Get Lenovo ThinkPad 600E PDF manuals and user guides View all Lenovo ThinkPad 600E manuals
Add to My Manuals
Save this manual to your list of manuals

Page 45 highlights

Status Register C (Hex 00C) Bit Function 7 Interrupt request flag 6 Periodic interrupt flag 5 Alarm interrupt flag 4 Update-ended interrupt flag 3-0 Reserved Figure 2-19. Status Register C (Hex 00C) Note: Interrupts are enabled by bits 6, 5, and 4 in status register B. Bit 7 If set to 1, this bit indicates that an interrupt has occurred; bits 6, 5, and 4 indicate the type of interrupt. Bit 6 If set to 1, this bit indicates that a periodic interrupt has occurred. Bit 5 If set to 1, this bit indicates that an alarm interrupt has occurred. Bit 4 If set to 1, this bit indicates that an update-ended interrupt has occurred. Bits 3-0 These bits are reserved. Status Register D (Hex 00D) Bit Function 7 Valid RAM 6-0 Reserved Figure 2-20. Status Register D (Hex 00D) Bit 7 Bits 6-0 This read-only bit monitors the internal battery. If set to 1, this bit indicates that the real-time clock has power. If set to 0, it indicates that the real-time clock has lost power and the data in CMOS is no longer valid. These bits are reserved. System Board 2-23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
Status Register C (Hex 00C)
Figure
2-19.
Status Register C (Hex 00C)
Bit
Function
7
Interrupt request flag
6
Periodic interrupt flag
5
Alarm interrupt flag
4
Update-ended interrupt flag
3–0
Reserved
Note:
Interrupts are enabled by bits 6, 5, and 4 in status register B.
Bit 7
If set to 1, this bit indicates that an interrupt has
occurred; bits 6, 5, and 4 indicate the type of interrupt.
Bit 6
If set to 1, this bit indicates that a periodic interrupt has
occurred.
Bit 5
If set to 1, this bit indicates that an alarm interrupt has
occurred.
Bit 4
If set to 1, this bit indicates that an update-ended
interrupt has occurred.
Bits 3–0
These bits are reserved.
Status Register D (Hex 00D)
Figure
2-20.
Status Register D (Hex 00D)
Bit
Function
7
Valid RAM
6–0
Reserved
Bit 7
This read-only bit monitors the internal battery.
If set to
1, this bit indicates that the real-time clock has power.
If
set to 0, it indicates that the real-time clock has lost
power and the data in CMOS is no longer valid.
Bits 6–0
These bits are reserved.
System Board
2-23