Sony HCD-DH7BT Service Manual - Page 78
XM BOARD, IC001, F2602E-01-TR XM RECEIVER, Pin No., Pin Name, Description
View all Sony HCD-DH7BT manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 78 highlights
HCD-DH3/DH5BT/DH7BT http://www.xiaoyu163.com TEL 13942296513 QQ 376315150 892498299 TEL 13942296513 QQ 376315150 892498299 QQ 376315150 XM BOARD IC001 F2602E-01-TR (XM RECEIVER) 892498299 Pin No. Pin Name I/O Description 1 LSDP_TXRX - Not used 2 VSS - Ground terminal 3 SC_XT_OUT O Serial data output to the system controller 4 VDD - Power supply terminal (+3.3V) 5 SC_RX_IN I Serial data input from the system controller 6 VSS - Ground terminal 7 CDM_SEL I Command mode selection signal input terminal Not used 8 VDD - Power supply terminal (+3.3V) 9 ERR_IRQ# O Interrupt request signal output terminal Not used 10 VSS - Ground terminal 11 RST# I Reset signal input from the system controller "L": reset 12 SLAVE_SEL I Master/slave mode selection signal input terminal "L": master mode, "H": slave mode Fixed at "L" in this set 13 COMM_RX_DIG - Not used 14 COMM_TX_DIG - Not used 15 COMM_TX_EN - Not used 16 VSS - Ground terminal 17 VDD - Power supply terminal (+3.3V) 18 CDMM_RX_P I XM receiver differential signal (positive) input terminal 19 CDMM_RX_N I XM receiver differential signal (negative) input terminal TE QQ L 13942296513 20 VDD - Power supply terminal (+3.3V) 376315150 892498299 21 VSS - Ground terminal 22 CDMM_TX_N O XM transmitter differential signal (negative) output terminal 23 CDMM_TX_P O XM transmitter differential signal (positive) output terminal 24, 25 VSS - Ground terminal 26 OSC_OUT O System clock output terminal (45.158 MHz) 27 VSS - Ground terminal 28 OSC_IN I System clock input terminal (45.158 MHz) 29 VSS - Ground terminal 30 TEST - Not used 31 VSS - Ground terminal 32 HSDP_DA - Not used 33 VDD - Power supply terminal (+3.3V) 34 HSDP_CLK - Not used 35 VSS - Ground terminal 36 HSDP_EN - Not used 37 I2S_DA O I2S digital audio data output to the D/A converter 38 VSS - Ground terminal 39 I2S_CLK O I2S bit clock signal output to the D/A converter 40 VDD - Power supply terminal (+3.3V) 41 I2S_LRCLK www . 42 VSS 43 I2S_OCLK 44 VSS 45 SAII_CLK O I2S L/R sampling clock signal output to the D/A converter xiaoy u163. com - Groundterminal O I2S over sample clock signal output to the D/A converter - Ground terminal - Not used 46 VDD - Power supply terminal (+3.3V) 78 http://www.xiaoyu163.com