Epson Apex 386SX/16 Canadian Product User Manual - Page 116

Address, System, Timers

Get Epson Apex 386SX/16 Canadian Product PDF manuals and user guides View all Epson Apex 386SX/16 Canadian Product manuals
Add to My Manuals
Save this manual to your list of manuals

Page 116 highlights

Real Address Mode In real mode the 386SX microprocessor operates as a very fast 8086, but with a 32-bit extension if desired. Real mode is required primarily to set up the processor for protected mode operation. The segmentation unit shifts the selector left four bits and adds the result to the effective address to form the linear address. This linear address is limited to 1 megabyte. in addition, real mode has no paging capability. System Timers The system has three programmable timer/counters controlled by the Intel 8254-2 chip. These are channels 0 through 2 defined as follows: Table 6-1: Channel 0 Table 6-2: Channel 1 Note: Channel 1 is programmed to generate a 15 microsecond signal. Table 6-3: Channel 2 18 Chapter 6: Appendix

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
Real
Address
Mode
In
real
mode
the
386SX
microprocessor
operates
as
a
very
fast
8086,
but
with
a
32-bit
extension
if
desired.
Real
mode
is
required
primarily
to
set
up
the
processor
for
protected
mode
operation.
The
segmentation
unit
shifts
the
selector
left
four
bits
and
adds
the
result
to
the
effective
address
to
form
the
linear
address.
This
linear
address
is
limited
to
1
megabyte.
in
addition,
real
mode
has
no
paging
capability.
System
Timers
The
system
has
three
programmable
timer/counters
controlled
by
the
Intel
8254-2
chip.
These
are
channels
0
through
2
defined
as
fol-
lows:
Table
6-1:
Channel
0
Table
6-2:
Channel
1
Note:
Channel
1
is
programmed
to
generate
a
15
microsecond
sig-
nal.
Table
6-3:
Channel
2
18
Chapter
6:
Appendix