Epson Apex 386SX/16 Canadian Product User Manual - Page 121

Channel, Slots

Get Epson Apex 386SX/16 Canadian Product PDF manuals and user guides View all Epson Apex 386SX/16 Canadian Product manuals
Add to My Manuals
Save this manual to your list of manuals

Page 121 highlights

I/O Channel Slots The I/O channel supports: • Refresh of system memory from channel or microprocessors • Selection of data accesses (either B- or 16-bit) • Interrupts • 24-bit memory addresses (16MB) • I/O watt-state generation • I/O address space hex 100 to hex 3FF • Open-bus structure (allowing multiple micro-processors to share the system's resources, including memory) • DMA channels The pinouts of the expansion bus I/O channels are shown as below and on the next page. B A Figure6-10: 62-Pin Expansion Bus l/O Channels Chapter 6: Appendix 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
I/O
Channel
Slots
The
I/O
channel
supports:
•
Refresh
of
system
memory
from
channel
or
microproces-
sors
•
Selection
of
data
accesses
(either
B-
or
16-bit)
•
Interrupts
•
24-bit
memory
addresses
(16MB)
•
I/O
watt-state
generation
•
I/O
address
space
hex
100
to
hex
3FF
•
Open-bus
structure
(allowing
multiple
micro-processors
to
share
the
system’s
resources,
including
memory)
•
DMA
channels
The
pinouts
of
the
expansion
bus
I/O
channels
are
shown
as
below
and
on
the
next
page.
B
A
Figure6-10: 62-Pin
Expansion
Bus
l/O
Channels
Chapter
6:
Appendix
23