Intel BOXD955XCSLKR Product Specification - Page 43

Technical Reference

Get Intel BOXD955XCSLKR - Motherboard 955X Express Chipset BTX PDF manuals and user guides
UPC - 735858173834
View all Intel BOXD955XCSLKR manuals
Add to My Manuals
Save this manual to your list of manuals

Page 43 highlights

2 Technical Reference What This Chapter Contains 2.1 Memory Resources ...43 2.2 DMA Channels ...45 2.3 Fixed I/O Map...46 2.4 PCI Configuration Space Map 47 2.5 Interrupts ...48 2.6 PCI Conventional Interrupt Routing Map 49 2.7 Connectors...51 2.8 Jumper Block ...65 2.9 Mechanical Considerations 66 2.10 Electrical Considerations 69 2.11 Thermal Considerations 71 2.12 Reliability...73 2.13 Environmental ...74 2.14 Regulatory Compliance 75 2.1 Memory Resources 2.1.1 Addressable Memory The board utilizes 8 GB of addressable system memory. Typically the address space that is allocated for PCI Conventional bus add-in cards, PCI Express configuration space, BIOS (firmware hub), and chipset overhead resides above the top of DRAM (total system memory). On a system that has 8 GB of system memory installed, it is not possible to use all of the installed memory due to system address space being allocated for other system critical functions. These functions include the following: • BIOS/firmware hub (2 MB) • Local APIC (19 MB) • Digital Media Interface (40 MB) • Front side bus interrupts (17 MB) • PCI Express configuration space (256 MB) • MCH base address registers, internal graphics ranges, PCI Express ports (up to 512 MB) • Memory-mapped I/O that is dynamically allocated for PCI Conventional and PCI Express add-in cards The board provides the capability to reclaim the physical memory overlapped by the memory mapped I/O logical address space. The board remaps physical memory from the top of usable DRAM boundary to the 4 GB boundary to an equivalent sized logical address range located just above the 4 GB boundary. Figure 16 shows a schematic of the system memory map. All installed system memory can be used when there is no overlap of system addresses. 43

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
43
2 Technical Reference
What This Chapter Contains
2.1
Memory Resources
......................................................................................................
43
2.2
DMA Channels
.............................................................................................................
45
2.3
Fixed I/O Map
...............................................................................................................
46
2.4
PCI Configuration Space Map
......................................................................................
47
2.5
Interrupts
......................................................................................................................
48
2.6
PCI Conventional Interrupt Routing Map
.....................................................................
49
2.7
Connectors
...................................................................................................................
51
2.8
Jumper Block
...............................................................................................................
65
2.9
Mechanical Considerations
..........................................................................................
66
2.10
Electrical Considerations
..............................................................................................
69
2.11
Thermal Considerations
...............................................................................................
71
2.12
Reliability
......................................................................................................................
73
2.13
Environmental
..............................................................................................................
74
2.14
Regulatory Compliance
................................................................................................
75
2.1 Memory Resources
2.1.1
Addressable Memory
The board utilizes 8 GB of addressable system memory.
Typically the address space that is
allocated for PCI Conventional bus add-in cards, PCI Express configuration space, BIOS (firmware
hub), and chipset overhead resides above the top of DRAM (total system memory).
On a system
that has 8 GB of system memory installed, it is not possible to use all of the installed memory due
to system address space being allocated for other system critical functions.
These functions include
the following:
•
BIOS/firmware hub (2 MB)
•
Local APIC (19 MB)
•
Digital Media Interface (40 MB)
•
Front side bus interrupts (17 MB)
•
PCI Express configuration space (256 MB)
•
MCH base address registers, internal graphics ranges, PCI Express ports (up to 512 MB)
•
Memory-mapped I/O that is dynamically allocated for PCI Conventional and PCI Express
add-in cards
The board provides the capability to reclaim the physical memory overlapped by the memory
mapped I/O logical address space.
The board remaps physical memory from the top of usable
DRAM boundary to the 4 GB boundary to an equivalent sized logical address range located just
above the 4 GB boundary.
Figure 16 shows a schematic of the system memory map.
All installed
system memory can be used when there is no overlap of system addresses.