MSI K8T800 User Guide - Page 61
Bank Interleaving, Burst Length, CAS Latency CL
UPC - 816909005066
View all MSI K8T800 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 61 highlights
MS-6702 ATX Mainboard Bank Interleaving This field selects 2-bank or 4-bank interleave for the installed SDRAM. Disable the function if 16MB SDRAM is installed. Settings: Disabled, 2-Way and 4-Way. Burst Length This setting allows you to set the size of Burst-Length for DRAM. Bursting feature is a technique that DRAM itself predicts the address of the next memory location to be accessed after the first address is accessed. To use the feature, you need to define the burst length, which is the actual length of burst plus the starting address and allows internal address counter to properly generate the next memory location. The bigger the size, the faster the DRAM performance. Settings: 4 QW and 8 QW. CAS Latency (CL) This controls the timing delay (in clock cycles) before SDRAM starts a read command after receiving it. Settings: 2, 2.5, 3 (clocks). 2 (clocks) increases the system performance the most while 3 (clocks) provides the most stable performance. TRCD When DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. Settings: 2T to 5T. TRAS TThhiisssseettttiinnggddeetteerrmmiinneesstthheettiimmeeRRAASSttaakkeessttoorreeaaddffrroommaannddwwrriitteettooaammeemmoorryy cceellll..SSeettttiinnggooppttiioonnss::4Tttoo9T.. TRP This setting controls the number of cycles for Row Address Strobe (RAS) to be allowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refresh may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. Setting options: 2T to 5T. 3-12