MSI MS 6378 User Guide - Page 51

PCI Master 0 WS Write, PCI Delay Transaction, AGP Master 1 WS Write, AGP Master 1 WS Read, Memory

Get MSI MS 6378 - Motherboard - Micro ATX PDF manuals and user guides View all MSI MS 6378 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 51 highlights

BIOS Setup PCI Master 0 WS Write When Enabled, writes to the PCI bus are executed with zero wait state. PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support delayed transactions cycles so that transactions to and from the ISA bus are buffered and PCI bus can perform other transactions while the ISA transaction is underway. Select Enabled to support compliance with PCI specification version 2.1. Setting options: Enabled, Disabled. PCI #2 Access #1 Retry When Disabled, PCI#2 will not be disconnected until access finishes. When Enabled, PCI#2 will be disconnected if max retries are attempted without success. AGP Master 1 WS Write When Enabled, writes to the AGP bus are executed with one wait state inserted. AGP Master 1 WS Read When Enabled, one wait state is inserted in the AGP read cycle. Memory Parity/ECC Check Users can set the field to Enabled for memory checking if the type of DRAM installed in your system is Parity or ECC (Error-Correcting Code) DRAM. 3-15

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
BIOS Setup
3-15
PCI Master 0 WS Write
When
Enabled
, writes to the PCI bus are executed with zero wait state.
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delayed
transactions cycles so that transactions to and from the ISA bus are buffered
and PCI bus can perform other transactions while the ISA transaction is
underway.
Select
Enabled
to support compliance with PCI specification ver-
sion 2.1.
Setting options:
Enabled, Disabled
.
PCI #2 Access #1 Retry
When
Disabled
, PCI#2 will not be disconnected until access finishes.
When
Enabled
, PCI#2 will be disconnected if max retries are attempted
without success.
AGP Master 1 WS Write
When
Enabled
, writes to the AGP bus are executed with one wait state
inserted.
AGP Master 1 WS Read
When
Enabled
, one wait state is inserted in the AGP read cycle.
Memory Parity/ECC Check
Users can set the field to
Enabled
for memory checking if the type of DRAM
installed in your system is Parity or ECC (Error-Correcting Code) DRAM.