Asus PRIME Z270-AR PRIME_Z270-A_AR_BIOS ManualEnglish - Page 25

Dram Iol Cha Dimm1 Rank0

Page 25 highlights

RTL IOL control DRAM RTL INIT Value Configuration options: [Auto] [0] - [127] DRAM RTL (CHA DIMM0 Rank0) Configuration options: [Auto] [0] - [127] DRAM RTL (CHA DIMM0 Rank1) Configuration options: [Auto] [0] - [127] DRAM RTL (CHA DIMM1 Rank0) Configuration options: [Auto] [0] - [127] DRAM RTL (CHA DIMM1 Rank1) Configuration options: [Auto] [0] - [127] DRAM RTL (CHB DIMM0 Rank0) Configuration options: [Auto] [0] - [127] DRAM RTL (CHB DIMM0 Rank1) Configuration options: [Auto] [0] - [127] DRAM RTL (CHB DIMM1 Rank0) Configuration options: [Auto] [0] - [127] DRAM RTL (CHB DIMM1 Rank1) Configuration options: [Auto] [0] - [127] DRAM IOL (CHA DIMM0 Rank0) Configuration options: [Auto] [0] - [15] DRAM IOL (CHA DIMM0 Rank1) Configuration options: [Auto] [0] - [15] DRAM IOL (CHA DIMM1 Rank0) Configuration options: [Auto] [0] - [15] DRAM IOL (CHA DIMM1 Rank1) Configuration options: [Auto] [0] - [15] DRAM IOL (CHB DIMM0 Rank0) Configuration options: [Auto] [0] - [15] DRAM IOL (CHB DIMM0 Rank1) Configuration options: [Auto] [0] - [15] DRAM IOL (CHB DIMM1 Rank0) Configuration options: [Auto] [0] - [15] DRAM IOL (CHB DIMM1 Rank1) Configuration options: [Auto] [0] - [15] IO Latency offset CHA IO_Latency_offset Configuration options: [Auto] [0] - [127] CHB IO_Latency_offset Configuration options: [Auto] [0] - [127] ASUS PRIME Z270-A/AR Series BIOS Manual 25

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72

ASUS PRIME Z270-A/AR Series BIOS Manual
25
RTL IOL control
DRAM RTL INIT Value
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHA DIMM0 Rank0)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHA DIMM0 Rank1)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHA DIMM1 Rank0)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHA DIMM1 Rank1)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHB DIMM0 Rank0)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHB DIMM0 Rank1)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHB DIMM1 Rank0)
Configuration options: [Auto] [0] - [127]
DRAM RTL (CHB DIMM1 Rank1)
Configuration options: [Auto] [0] - [127]
DRAM IOL (CHA DIMM0 Rank0)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHA DIMM0 Rank1)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHA DIMM1 Rank0)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHA DIMM1 Rank1)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHB DIMM0 Rank0)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHB DIMM0 Rank1)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHB DIMM1 Rank0)
Configuration options: [Auto] [0] - [15]
DRAM IOL (CHB DIMM1 Rank1)
Configuration options: [Auto] [0] - [15]
IO Latency offset
CHA IO_Latency_offset
Configuration options: [Auto] [0] - [127]
CHB IO_Latency_offset
Configuration options: [Auto] [0] - [127]