Home » Intel Manuals » Motherboards » Intel D915GUX » Manual Viewer

Intel D915GUX Product Specification - Page 27

PCI Express Connectors, I/O Controller

Get Intel D915GUX PDF manuals and user guides

Add to My Manuals
Save this manual to your list of manuals

Page 27 highlights

Product Description For information about The location of the SCSI hard drive activity LED connector The signal names of the SCSI hard drive activity LED connector Refer to Figure 17, page 58 Table 25, page 61 1.6.4 Real-Time Clock, CMOS SRAM, and Battery A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to ± 13 minutes/year at 25 ºC with 3.3 VSB applied. NOTE If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on. 1.7 PCI Express Connectors The boards provide the following PCI Express connectors: • One PCI Express x16 connector supporting simultaneous transfer speeds up to 8 GBytes/sec • Two PCI Express x1 connectors. The x1 interfaces support simultaneous transfer speeds up to 500 MBytes/sec The PCI Express interface supports the PCI Conventional bus configuration mechanism so that the underlying PCI Express architecture is compatible with PCI Conventional compliant operating systems. Additional features of the PCI Express interface includes the following: • Support for the PCI Express enhanced configuration mechanism • Automatic discovery, link training, and initialization • Support for Active State Power Management (ASPM) • SMBus 2.0 support • Wake# signal supporting wake events from ACPI S1, S3, S4, or S5 • Software compatible with the PCI Power Management Event (PME) mechanism defined in the PCI Power Management Specification Rev. 1.1 1.8 I/O Controller The I/O controller provides the following features: • Two serial ports (Serial Port B is optional) • One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support • Serial IRQ interface compatible with serialized IRQ support for PCI Conventional bus systems • PS/2-style mouse and keyboard interfaces • Interface for one 1.44 MB or 2.88 MB diskette drive 27

Section	Page
Intel® Desktop Boards D915GUX/D915GHA Technical Product Specification	1
Revision History	2
Preface	3
Intended Audience	3
What This Document Contains	3
Typographical Conventions	3
Other Common Notation	4
Contents	5
1 Product Description	11
1.1 PCI Bus Terminology Change	11
1.2 Overview	12
1.2.1 Feature Summary	12
1.2.2 Manufacturing Options	13
1.2.3 Board Layout	14
1.2.4 Block Diagram	16
1.3 Online Support	17
1.4 Processor	17
1.5 System Memory	18
1.5.1 Memory Configurations	19
1.5.1.1 Dual Channel (Interleaved) Mode Configurations	20
1.5.1.2 Single Channel (Asymmetric) Mode Configurations	22
1.6 Intel® 915G Chipset	23
1.6.1 Intel 915G Graphics Subsystem	23
1.6.1.1 Intel® GMA900 Graphics Controller	23
1.6.1.2 Dynamic Video Memory Technology (DVMT)	24
1.6.1.3 Advanced Digital Display 2 (ADD2) Card Support	24
1.6.1.4 Configuration Modes	25
1.6.2 USB	25
1.6.3 IDE Support	25
1.6.3.1 Parallel ATE IDE Interface	25
1.6.3.2 Serial ATA Interfaces	26
1.6.3.3 SCSI Hard Drive Activity LED Connector (Optional)	26
1.6.4 Real-Time Clock, CMOS SRAM, and Battery	27
1.7 PCI Express Connectors	27
1.8 I/O Controller	27
1.8.1 Serial Ports	28
1.8.2 Parallel Port	28
1.8.3 Diskette Drive Controller	28
1.8.4 Keyboard and Mouse Interface	28
1.9 Audio Subsystem	29
1.9.1 Audio Subsystem Software	29
1.9.2 Audio Connectors	29
1.9.3 Intel® High Definition Audio Subsystem	30
1.10 LAN Subsystem	31
1.10.1 10/100 Mbits/sec LAN Subsystem	31
1.10.1.1 Intel® 82562EZ Physical Layer Interface Device	31
1.10.1.2 RJ-45 LAN Connector with Integrated LEDs	31
1.10.2 Gigabit LAN Subsystem	32
1.10.2.1 Marvell Yukon 88E8050 PCI Express 1.0a Integrated MAC/PHY Gigabit Ethernet Controller	32
1.10.2.2 RJ-45 LAN Connector with Integrated LEDs	32
1.10.3 Alert Standard Format (ASF) Support	33
1.10.4 Intel® Wireless Connect Technology (Optional)	33
1.10.5 LAN Subsystem Software	34
1.11 Hardware Management Subsystem	34
1.11.1 Hardware Monitoring and Fan Control ASIC	34
1.11.2 Thermal Monitoring	35
1.11.3 Fan Monitoring	35
1.11.4 Chassis Intrusion and Detection	36
1.12 Power Management	36
1.12.1 ACPI	36
1.12.1.1 System States and Power States	37
1.12.1.2 Wake-up Devices and Events	38
1.12.2 Hardware Support	38
1.12.2.1 Power Connector	39
1.12.2.2 Fan Connectors	39
1.12.2.3 LAN Wake Capabilities	39
1.12.2.4 Instantly Available PC Technology	40
1.12.2.5 Resume on Ring	40
1.12.2.6 Wake from USB	40
1.12.2.7 Wake from PS/2 Devices	40
1.12.2.8 PME# Signal Wake-up Support	40
1.12.2.9 WAKE# Signal Wake-up Support	41
1.12.2.10 +5 V Standby Power Indicator LED	41
1.13 Trusted Platform Module (Optional)	42
1.13.1 System Requirements	42
1.13.2 Warning of Potential Data Loss	42
1.13.3 Security Precautions	43
1.13.3.1 Password Procedures	43
1.13.3.2 Emergency Recovery File Back Up Procedures	44
1.13.3.3 Hard Drive Image Backup Procedures	44
1.13.3.4 Clear Text Backup (Optional)	44
1.13.4 Trusted Platform Module Ownership	44
1.13.5 Enabling the Trusted Platform Module	45
1.13.6 Assuming Trusted Platform Module Ownership	45
1.13.7 Recovery Procedures	46
1.13.7.1 Recovering from Hard Disk Failure	46
1.13.7.2 Recovering from Desktop Board or TPM Failure	46
1.13.8 Clearing Trusted Platform Module Ownership	47
1.13.9 Software Support	48
2 Technical Reference	49
2.1 Introduction	49
2.2 Memory Resources	49
2.2.1 Addressable Memory	49
2.2.2 Memory Map	51
2.3 DMA Channels	51
2.4 Fixed I/O Map	52
2.5 PCI Configuration Space Map	53
2.6 Interrupts	54
2.7 PCI Conventional Interrupt Routing Map	55
2.8 Connectors	56
2.8.1 Back Panel Connectors	56
2.8.2 Component-side Connectors	58
2.8.2.1 Power Supply Connectors	62
2.8.2.2 Add-in Card Connectors	63
2.8.2.3 Auxiliary Front Panel Power/Sleep LED Connector	64
2.8.2.4 Front Panel Connector	64
2.8.2.4.1 Hard Drive Activity LED Connector [Yellow]	65
2.8.2.4.2 Reset Switch Connector [Purple]	65
2.8.2.4.3 Power/Sleep LED Connector [Green]	65
2.8.2.4.4 Power Switch Connector [Red]	65
2.8.2.5 Front Panel USB Connectors	65
2.8.2.6 Front Panel IEEE 1394a Connectors (Optional)	66
2.9 Jumper Block	67
2.10 Mechanical Considerations	68
2.10.1 Form Factor	68
2.10.2 I/O Shield	69
2.11 Electrical Considerations	70
2.11.1 DC Loading	70
2.11.2 Add-in Board Considerations	70
2.11.3 Fan Connector Current Capability	70
2.11.4 Power Supply Considerations	71
2.12 Thermal Considerations	72
2.13 Reliability	74
2.14 Environmental	74
2.15 Regulatory Compliance	75
2.15.1 Safety Regulations	75
2.15.2 EMC Regulations	75
2.15.2.1 FCC Compliance Statement (USA)	76
2.15.2.2 Canadian Compliance Statement	76
2.15.3 European Union Declaration of Conformity Statement	76
2.15.4 Product Ecology Statements	77
2.15.4.1 Disposal Considerations	77
2.15.4.2 Recycling Considerations	77
2.15.5 Product Certification Markings (Board Level)	78
3 Overview of BIOS Features	79
3.1 Introduction	79
3.2 BIOS Flash Memory Organization	80
3.3 Resource Configuration	80
3.3.1 PCI Autoconfiguration	80
3.3.2 PCI IDE Support	80
3.4 System Management BIOS (SMBIOS)	81
3.5 Legacy USB Support	81
3.6 BIOS Updates	82
3.6.1 Language Support	82
3.6.2 Custom Splash Screen	82
3.7 Boot Options	83
3.7.1 CD-ROM Boot	83
3.7.2 Network Boot	83
3.7.3 Booting Without Attached Devices	83
3.7.4 Changing the Default Boot Device During POST	83
3.8 Fast Booting Systems with Intel® Rapid BIOS Boot	84
3.8.1 Peripheral Selection and Configuration	84
3.8.2 Intel Rapid BIOS Boot	84
3.9 BIOS Security Features	85
4 Error Messages and Beep Codes	87
4.1 BIOS Error Messages	87
4.2 Port 80h POST Codes	89
4.3 Bus Initialization Checkpoints	93
4.4 Speaker	94

Match case Limit results 1 per page

Product Description

For information about

Refer to

The location of the SCSI hard drive activity LED connector

Figure 17, page 58

The signal names of the SCSI hard drive activity LED connector

Table 25, page 61

1.6.4

Real-Time Clock, CMOS SRAM, and Battery

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory.

When the computer

is not plugged into a wall socket, the battery has an estimated life of three years.

When the

computer is plugged in, the standby current from the power supply extends the life of the battery.

The clock is accurate to

13 minutes/year at 25 ºC with 3.3 VSB applied.

NOTE

If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS

RAM at power-on.

1.7

PCI Express Connectors

The boards provide the following PCI Express connectors:

•

One PCI Express x16 connector supporting simultaneous transfer speeds up to 8 GBytes/sec

•

Two PCI Express x1 connectors.

The x1 interfaces support simultaneous transfer speeds up to

500 MBytes/sec

The PCI Express interface supports the PCI Conventional bus configuration mechanism so that the

underlying PCI Express architecture is compatible with PCI Conventional compliant operating

systems.

Additional features of the PCI Express interface includes the following:

•

Support for the PCI Express enhanced configuration mechanism

•

Automatic discovery, link training, and initialization

•

Support for Active State Power Management (ASPM)

•

SMBus 2.0 support

•

Wake# signal supporting wake events from ACPI S1, S3, S4, or S5

•

Software compatible with the PCI Power Management Event (PME) mechanism defined in the

PCI Power Management Specification Rev. 1.1

1.8

I/O Controller

The I/O controller provides the following features:

•

Two serial ports (Serial Port B is optional)

•

One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port

(EPP) support

•

Serial IRQ interface compatible with serialized IRQ support for PCI Conventional bus systems

•

PS/2-style mouse and keyboard interfaces

•

Interface for one 1.44 MB or 2.88 MB diskette drive