Intel DG41MJ Product Guide - Page 57

A Error Messages and Indicators, BIOS Beep Codes, BIOS Error Messages

Page 57 highlights

A Error Messages and Indicators Intel Desktop Board DG41MJ reports POST errors in two ways: • By sounding a beep code • By displaying an error message on the monitor BIOS Beep Codes The BIOS also issues a beep code (one long tone followed by two short tones) during POST if the video configuration fails (a faulty video card or no card installed) or if an external ROM module does not properly checksum to zero. Table 13 lists the BIOS codes. Table 13. Beep Codes Beep 3 Siren Description No memory Processor overheat (on reboot) BIOS Error Messages When a recoverable error occurs during the POST, the BIOS displays an error message describing the problem. Table 14 gives an explanation of the BIOS error messages. Table 14. BIOS Error Messages Error Message PROCESSOR_THERMAL_TRIP_ERROR MULTI_BIT_ECC_ERROR SINGLE_BIT_ECC_ERROR CMOS_BATTERY_ERROR CMOS_CHECKSUM_ERROR CMOS_TIMER_ERROR MEMORY_SIZE_DECREASE_ERROR INTRUDER_DETECTION_ERROR SPD_TOLER_ERROR MEM_OPTIMAL_ERROR Explanation Processor was previously shutdown due to a thermal event (overheating). The firmware has detected that a Multi-Bit ECC Error occurred. The firmware has detected that a Single-Bit ECC Error occurred. The firmware has detected that a CMOS battery failure occurred. The firmware has detected that a CMOS Checksum Error occurred. The firmware has detected that the system date/time has not been set. The firmware has detected that the system memory has decreased. The system chassis was opened. SERIAL PRESENCE DETECT (SPD) device data missing or inconclusive. Properly programmed SPD device data is required for reliable operation. The installed amount of memory in Channel A is not equal to the amount of memory in Channel B. Maximum memory performance is achieved with equal amounts of memory installed in each channel. 57

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68

57
A Error Messages and Indicators
Intel Desktop Board DG41MJ reports POST errors in two ways:
By sounding a beep code
By displaying an error message on the monitor
BIOS Beep Codes
The BIOS also issues a beep code (one long tone followed by two short tones) during
POST if the video configuration fails (a faulty video card or no card installed) or if an
external ROM module does not properly checksum to zero.
Table 13 lists the BIOS
codes.
Table 13. Beep Codes
Beep
Description
3
No memory
Siren
Processor overheat (on reboot)
BIOS Error Messages
When a recoverable error occurs during the POST, the BIOS displays an error message
describing the problem.
Table 14 gives an explanation of the BIOS error messages.
Table 14. BIOS Error Messages
Error Message
Explanation
PROCESSOR_THERMAL_TRIP_ERROR
Processor was previously shutdown due to a thermal event
(overheating).
MULTI_BIT_ECC_ERROR
The firmware has detected that a Multi-Bit ECC Error occurred.
SINGLE_BIT_ECC_ERROR
The firmware has detected that a Single-Bit ECC Error occurred.
CMOS_BATTERY_ERROR
The firmware has detected that a CMOS battery failure occurred.
CMOS_CHECKSUM_ERROR
The firmware has detected that a CMOS Checksum Error occurred.
CMOS_TIMER_ERROR
The firmware has detected that the system date/time has not
been set.
MEMORY_SIZE_DECREASE_ERROR
The firmware has detected that the system memory has
decreased.
INTRUDER_DETECTION_ERROR
The system chassis was opened.
SPD_TOLER_ERROR
SERIAL PRESENCE DETECT (SPD) device data missing or
inconclusive.
Properly programmed SPD device data is required
for reliable operation.
MEM_OPTIMAL_ERROR
The installed amount of memory in Channel A is not equal to the
amount of memory in Channel B.
Maximum memory performance
is achieved with equal amounts of memory installed in each
channel.