Intel DP35DP Product Guide - Page 34

Removing the Processor, Installing and Removing Memory - specification

Page 34 highlights

Intel Desktop Board DP35DP Product Guide Removing the Processor For instructions on how to remove the processor fan heat sink and processor, refer to the processor installation manual. Installing and Removing Memory NOTE To be fully compliant with all applicable Intel SDRAM memory specifications, the board requires DIMMs that support the Serial Presence Detect (SPD) data structure. Desktop board DP35DP has four 240-pin DDR2 DIMM sockets arranged as DIMM 0 and DIMM 1 in both Channel A and Channel B. NOTE Regardless of the memory configuration used (dual or single channel), Channel A, DIMM 0 must always be populated. This is a requirement of the ICH9R Manageability Engine feature. 34

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84

Intel Desktop Board DP35DP Product Guide
34
Removing the Processor
For instructions on how to remove the processor fan heat sink and processor, refer to
the processor installation manual.
Installing and Removing Memory
NOTE
To be fully compliant with all applicable Intel SDRAM memory specifications, the board
requires DIMMs that support the Serial Presence Detect (SPD) data structure.
Desktop board DP35DP has four 240-pin DDR2 DIMM sockets arranged as DIMM 0 and
DIMM 1 in both Channel A and Channel B.
NOTE
Regardless of the memory configuration used (dual or single channel), Channel A,
DIMM 0 must always be populated.
This is a requirement of the ICH9R Manageability
Engine feature.