Intel SE7525RP2 Product Specification - Page 86

Sleep and Wake Functionality - driver

Page 86 highlights

Intel® Server Board SE7320EP2 / Intel® Server Board SE7525RP2 TPS Sleep Support While entering the S4 state, the operating system saves the context to the disk and most of the system is powered off. The system can wake on a power button press, or a signal received from a wake-on-LAN compliant LAN card (or onboard LAN), modem ring, PCI power management interrupt, or RTC alarm. The BIOS performs complete POST upon wake up from S4, and initializes the platform. The system can wake from the S1 state using a PS/2 keyboard, mouse, or USB device, in addition to the sources described above. The wake-up sources are enabled by the ACPI operating systems with cooperation from the drivers; the BIOS has no direct control over the wakeup sources when an ACPI operating system is loaded. The role of the BIOS is limited to describing the wakeup sources to the operating system and controlling secondary control/status bits via the DSDT table. The S5 state is equivalent to operating system shutdown. No system context is saved. For information about supporting Hot-Plug PCI via ACPI methods, refer to the Section on Hot Plug PCI BIOS support. 8.2 Sleep and Wake Functionality The BIOS supports a front panel power button. It does not directly control power on the power supply. The platform supports a front panel reset button. The BIOS does not affect the behavior of the reset button. The BIOS supports a front panel NMI button. The NMI button may not be provided on all front panel designs. The NMI is captured by the BIOS during Boot Services time or the operating system during Runtime. The BIOS will halt the system upon detection of the NMI. 8.2.1 Power Switch Off to On The chipset may be configured to generate wakeup events for several different system events: Wake on LAN, PCI Power Management Interrupt (PMI), and Real Time Clock Alarm are examples of these events. The operating system will program the wake sources before shutdown. Since the processors are not executing, the BIOS does not participate in this sequence. 8.2.2 On to Off (operating system absent) The SCI interrupt is masked. The firmware polls the power button status bit in the ACPI hardware registers and sets the state of the machine in the chipset to the OFF state. 8.2.3 On to Off (operating system present) If an operating system is loaded, the power button switch generates a request (via SCI) to the operating system to shutdown the system. The operating system retains control of the system and operating system policy determines into which sleep state the system transitions. 86 Revision 1.0 Intel order number D24635-001

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132

IntelĀ® Server Board SE7320EP2 / IntelĀ® Server Board SE7525RP2 TPS
Sleep Support
Revision 1.0
Intel order number D24635-001
86
While entering the S4 state, the operating system saves the context to the disk and most of the
system is powered off. The system can wake on a power button press, or a signal received from
a wake-on-LAN compliant LAN card (or onboard LAN), modem ring, PCI power management
interrupt, or RTC alarm. The BIOS performs complete POST upon wake up from S4, and
initializes the platform.
The system can wake from the S1 state using a PS/2 keyboard, mouse, or USB device, in
addition to the sources described above.
The wake-up sources are enabled by the ACPI operating systems with cooperation from the
drivers; the BIOS has no direct control over the wakeup sources when an ACPI operating
system is loaded. The role of the BIOS is limited to describing the wakeup sources to the
operating system and controlling secondary control/status bits via the DSDT table.
The S5 state is equivalent to operating system shutdown. No system context is saved.
For information about supporting Hot-Plug PCI via ACPI methods, refer to the Section on Hot
Plug PCI BIOS support.
8.2
Sleep and Wake Functionality
The BIOS supports a front panel power button. It does not directly control power on the power
supply.
The platform supports a front panel reset button. The BIOS does not affect the behavior of the
reset button.
The BIOS supports a front panel NMI button. The NMI button may not be provided on all front
panel designs. The NMI is captured by the BIOS during Boot Services time or the operating
system during Runtime. The BIOS will halt the system upon detection of the NMI.
8.2.1
Power Switch Off to On
The chipset may be configured to generate wakeup events for several different system events:
Wake on LAN, PCI Power Management Interrupt (PMI), and Real Time Clock Alarm are
examples of these events. The operating system will program the wake sources before
shutdown. Since the processors are not executing, the BIOS does not participate in this
sequence.
8.2.2
On to Off (operating system absent)
The SCI interrupt is masked. The firmware polls the power button status bit in the ACPI
hardware registers and sets the state of the machine in the chipset to the OFF state.
8.2.3
On to Off (operating system present)
If an operating system is loaded, the power button switch generates a request (via SCI) to the
operating system to shutdown the system. The operating system retains control of the system
and operating system policy determines into which sleep state the system transitions.