LG KU580 Service Manual - Page 35

G. KU580 Bluetooth Schematic

Page 35 highlights

3. Technical Brief G. KU580 Bluetooth Schematic APP_GP04_FM_GPIO2 TP402 BT_CLK R401 0 R402 NA RESOUT2_n R403 NA RTCCLK ACC_GP25_BT_SPI_DAT1 ACC_GP26_BT_SPI_CLK ACC_PCM_SYNC ACC_PCM_CLK ACC_PCM_DLD ACC_PCM_ULD TP403 TP404 U401 K7 BT_RESETN F6 BT_REF_CLK_IN K9 BT_LP_CLK L9 BT_WAKEUP H9 BT_UART_RXD K6 BT_UART_CTS N4 BT_PCM_SYNC M4 BT_PCM_CLK K5 BT_PCM_A M5 BT_PCM_B STLC2590 J7 BT_CLK_REQ_OUT_1 G7 BT_UART_TXD J6 BT_UART_RTS K1 BT_RFP J1 BT_RFN M6 BT_VIO_A J9 BT_VIO_B N3 BT_VIO_C N5 BT_VIO_D G8 BT_VIO_E VDDE_1V8 ACC_GP14_BT_SPI_INT BT_CLKREQ_n VDDE_1V8 VDDK_2V75 R425 0 R423 NA R424 0 TP405TP406TP407TP408 M3 BT_GPIO_9 K3 BT_GPIO_11 K4 BT_GPIO_10 J3 BT_GPIO_16 L3 BT_GPIO_8 G9 BT_GPIO_0 E7 BT_CLK_REQ_IN_1 F9 BT_CLK_REQ_IN_2 E8 BT_HOST_WAKEUP TP409 L7 BT_CONFIG_1 M7 BT_CONFIG_2 N6 BT_CONFIG_3 J8 BT_CLK_REQ_OUT_2 B2 BT_RSVR_CL1 C3 BT_RSVR_CL2 M8 BT_RSVR_D C1 BT_RSVR_DSM C2 BT_RSVR_N M2 BT_RSVR_RF J4 BT_REG_CTRL N7 BT_HVD E6 BT_VDD_CLD H6 BT_VSSDIG1 H7 BT_VSSDIG2 H8 BT_VSSDIG3 K8 BT_VSSDIG4 L8 BT_VSSDIG5 D1 BT_VSSANA1 D2 BT_VSSANA2 E3 BT_VSSANA3 F1 BT_VSSANA4 F2 BT_VSSANA5 F3 BT_VSSANA6 F4 BT_VSSANA7 G1 BT_VSSANA8 G3 BT_VSSANA9 G4 BT_VSSANA10 H3 BT_VSSANA11 H4 BT_VSSANA12 H1 BT_VSSRF1 L1 BT_VSSRF2 J2 BT_VSSRF3 K2 BT_VSSRF4 L2 BT_HVA1 D3 BT_HVA2 E1 BT_HVA3 E2 BT_HVA4 E4 BT_HVA5 C410 0.1u C409 NA R426 100K VDDE_1V8 VBAT VSS_BT_ANA D4 NC1 F7 NC2 F8 NC3 L4 NC4 L5 NC5 L6 NC6 H2 BT_TEST1 G2 BT_TEST2 G6 BT_AF_PRG C5 FM_ROUT B5 FM_LOUT D6 FM_VIO D8 FM_SDIO VDDE_1V8 TP410 RESOUT1_n TP411 APP_I2C_SCL RTCCLK A4 FM_VA B3 FM_VD A7 FM_GPIO1 A6 FM_GPIO2 A5 FM_GPIO3 B8 FM_FMIP C9 FM_RSTB D7 FM_RCLK D9 FM_SENB E9 FM_SCLK A3 FM_GND1 B4 FM_GND2 B6 FM_GND3 B7 FM_GND4 C4 FM_GND5 C6 FM_GND6 C7 FM_GND7 D5 FM_GND8 C8 FM_RFGND TP400 TP401 ACC_GP24_BT_SPI_DAT0 ACC_GP15_BT_SPI_CS0n VDDE_1V8 VDDE_1V8 C405 0.1u R417 0 C406 0.1u 6 G2 3 G1 FL400 DEA212450BT-7043C1 5 BP1 1 U_BP 4 2 BP2 BP_DC C400 100p L400 NA ANT400AMAA802020LG11 GND1 FEED GND2 C648 0.5p VSS_BT_RF VSS_BT_RF VSS_BT_RF VSS_BT_RF VSS_BT_ANA VDDK_2V75 VSS_BT_RF C408 0.1u VSS_BT_ANA VDDE_1V8 APP_I2C_SDA C414 0.1u C411 1u C412 1u C413 1u C415 1u FM_RP FM_RN FM_LP FM_LN C418 120p C419 22n C420 22n C421 10p FM_ANT Figure 3-1-11. Schematic of STLC2590C • Clock - Clock request ➝ Connected to CLKREQ of Asta and Veronica, input to Gimly - Fast clock : 26MHz ➝ Supplied MCLK from Gimly ➝ Frequency deviation : ±20ppm - Low power clock : 32.768kHz ➝ Supplied RTCCLK from Veronica • Power - Supplied 2.75V, 1.8V from internal regulators of Veronica • Reset - RESOUT2_n signal of Asta controls STLC2590C reset. • SPI - Connected to SPI of Asta - HCI interface between Asta and STLC2590C • PCM - Audio signal interface between Asta/Veronica and STLC2590C • ANT - 2.4GHz, 50 ohm matching LGE Internal Use Only - 36 - Copyright © 2007 LG Electronics. Inc. All right reserved. Only for training and service purposes

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209

- 36 -
LGE Internal Use Only
Copyright © 2007 LG Electronics. Inc.
All right reserved.
Only for training and service purposes
3. Technical Brief
G. KU580 Bluetooth Schematic
Clock
- Clock request
Connected to CLKREQ of Asta and Veronica, input to Gimly
- Fast clock : 26MHz
Supplied MCLK from Gimly
Frequency deviation : ±20ppm
- Low power clock : 32.768kHz
Supplied RTCCLK from Veronica
Power
- Supplied 2.75V, 1.8V from internal regulators of Veronica
Reset
- RESOUT2_n signal of Asta controls STLC2590C reset.
SPI
- Connected to SPI of Asta
- HCI interface between Asta and STLC2590C
PCM
- Audio signal interface between Asta/Veronica and STLC2590C
ANT
- 2.4GHz, 50 ohm matching
NC4
L4
NC5
L5
L6
NC6
A6
FM_GPIO2
FM_GPIO3
A5
FM_LOUT
B5
FM_RCLK
D7
C8
FM_RFGND
C5
FM_ROUT
C9
FM_RSTB
E9
FM_SCLK
FM_SDIO
D8
FM_SENB
D9
A4
FM_VA
FM_VD
B3
FM_VIO
D6
D4
NC1
NC2
F7
F8
NC3
L8
BT_VSSDIG5
BT_VSSRF1
H1
L1
BT_VSSRF2
BT_VSSRF3
J2
K2
BT_VSSRF4
BT_WAKEUP
L9
B8
FM_FMIP
FM_GND1
A3
B4
FM_GND2
FM_GND3
B6
B7
FM_GND4
C4
FM_GND5
C6
FM_GND6
C7
FM_GND7
FM_GND8
D5
FM_GPIO1
A7
BT_VSSANA1
D1
BT_VSSANA10
G4
H3
BT_VSSANA11
H4
BT_VSSANA12
D2
BT_VSSANA2
BT_VSSANA3
E3
BT_VSSANA4
F1
F2
BT_VSSANA5
BT_VSSANA6
F3
F4
BT_VSSANA7
BT_VSSANA8
G1
G3
BT_VSSANA9
H6
BT_VSSDIG1
H7
BT_VSSDIG2
BT_VSSDIG3
H8
K8
BT_VSSDIG4
M8
BT_RSVR_D
BT_RSVR_DSM
C1
C2
BT_RSVR_N
BT_RSVR_RF
M2
BT_TEST1
H2
G2
BT_TEST2
BT_UART_CTS
K6
J6
BT_UART_RTS
BT_UART_RXD
H9
G7
BT_UART_TXD
BT_VDD_CLD
E6
M6
BT_VIO_A
BT_VIO_B
J9
BT_VIO_C
N3
N5
BT_VIO_D
BT_VIO_E
G8
BT_HVA3
E1
E2
BT_HVA4
E4
BT_HVA5
BT_HVD
N7
BT_LP_CLK
K9
BT_PCM_A
K5
M5
BT_PCM_B
M4
BT_PCM_CLK
N4
BT_PCM_SYNC
BT_REF_CLK_IN
F6
BT_REG_CTRL
J4
K7
BT_RESETN
J1
BT_RFN
BT_RFP
K1
BT_RSVR_CL1
B2
C3
BT_RSVR_CL2
BT_CLK_REQ_IN_1
E7
F9
BT_CLK_REQ_IN_2
J7
BT_CLK_REQ_OUT_1
J8
BT_CLK_REQ_OUT_2
BT_CONFIG_1
L7
BT_CONFIG_2
M7
N6
BT_CONFIG_3
G9
BT_GPIO_0
K4
BT_GPIO_10
K3
BT_GPIO_11
BT_GPIO_16
J3
L3
BT_GPIO_8
BT_GPIO_9
M3
BT_HOST_WAKEUP
E8
BT_HVA1
L2
D3
BT_HVA2
STLC2590
U401
BT_AF_PRG
G6
VDDE_1V8
C421
10p
C420
C419
22n
22n
VBAT
VSS_BT_ANA
0
VDDE_1V8
VDDE_1V8
VSS_BT_ANA
VSS_BT_RF
TP408
VDDK_2V75
VDDK_2V75
R424
TP407
TP405TP406
C409 NA
C410
C408
0.1u
0.1u
C415
1u
1u
C413
C412
1u
1u
VSS_BT_RF VSS_BT_RF
VDDE_1V8
VDDE_1V8
C411
0.5p
C648
NA
C400 100p
L400
FL400
5
BP1
4
BP2
BP_DC
2
3
G1
6
G2
1
U_BP
VSS_BT_RF
TP402
DEA212450BT-7043C1
120p
C418
VSS_BT_RF
FEED
GND1
GND2
C414
0.1u
ANT400AMAA802020LG11
0.1u
C405
R425
0
R423
NA
TP401
TP400
TP404
TP409
TP403
VDDE_1V8
R426
100K
C406
VDDE_1V8
0.1u
R417
0
TP411
TP410
NA
NA
R403
0
R402
VSS_BT_ANA
R401
BT_CLK
RESOUT2_n
ACC_GP26_BT_SPI_CLK
ACC_GP25_BT_SPI_DAT1
FM_ANT
APP_GP04_FM_GPIO2
RTCCLK
RESOUT1_n
APP_I2C_SCL
APP_I2C_SDA
ACC_GP24_BT_SPI_DAT0
ACC_GP15_BT_SPI_CS0n
FM_RP
FM_RN
FM_LP
FM_LN
BT_CLKREQ_n
ACC_GP14_BT_SPI_INT
RTCCLK
ACC_PCM_DLD
ACC_PCM_ULD
ACC_PCM_CLK
ACC_PCM_SYNC
Figure 3-1-11. Schematic of STLC2590C