Lenovo NetVista Technical information manual for NetVista 6269, 6568, 6569, 65 - Page 16

Chip set control, Memory subsystem, Use PC100 or PC133 DIMMs only.

Get Lenovo NetVista PDF manuals and user guides View all Lenovo NetVista manuals
Add to My Manuals
Save this manual to your list of manuals

Page 16 highlights

Chip set control A40 and A40p models use the Intel 815E chip set. The Intel 815E chip set is the interface between the microprocessor and the following: • Memory subsystem • PCI buses • IDE bus master connection • USB ports • System Management Bus (SMBus) • Enhanced DMA controller • Real-time clock (RTC) • Ethernet • Audio A20 models use the Intel 810E chip set. The Intel 810E chip set is the interface between the microprocessor and the following: • Memory subsystem • PCI buses • IDE bus master connection • USB ports • SMBus • Enhanced DMA controller • Real-time clock (RTC) • Audio • MIDI/joystick port • Video Memory subsystem The system memory interface is controlled by the Intel 815E chip set (A20 by the 810E chip set). System memory is synchronous dynamic random access memory (SDRAM). The maximum amount of system memory is 512 MB. For memory expansion, the system board provides dual inline memory module (DIMM) connectors. The system board supports PC100 and PC133 memory DIMMs (A20 supports PC133 only) in sizes of 64 MB, 128 MB, and 256 MB. The amount of preinstalled memory varies by model. The following information applies to system memory: • Non-error checking and correction (non-ECC) SDRAM is supported. • The maximum height of memory modules is 3.465 cm (1.375 in.). • Use PC100 or PC133 DIMMs only. • System memory is auto-detected and auto-configured using serial presence detect. For information on the pin assignments for the memory module connectors, see "Memory connectors" on page 34. 6 NetVista™ Technical Information Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
6
NetVista™ Technical Information Manual
Chip set control
A40 and A40p models use the Intel 815E chip set.
The Intel 815E chip set is the
interface between the microprocessor and the following:
•
Memory subsystem
•
PCI buses
•
IDE bus master connection
•
USB ports
•
System Management Bus (SMBus)
•
Enhanced DMA controller
•
Real-time clock (RTC)
•
Ethernet
•
Audio
A20 models use the Intel 810E chip set.
The Intel 810E chip set is the interface
between the microprocessor and the following:
•
Memory subsystem
•
PCI buses
•
IDE bus master connection
•
USB ports
•
SMBus
•
Enhanced DMA controller
•
Real-time clock (RTC)
•
Audio
•
MIDI/joystick port
•
Video
Memory subsystem
The system memory interface is controlled by the Intel 815E chip set (A20 by the
810E chip set).
System memory is synchronous dynamic random access memory
(SDRAM).
The maximum amount of system memory is 512 MB.
For memory expansion, the
system board provides dual inline memory module (DIMM) connectors.
The system board supports PC100 and PC133 memory DIMMs (A20 supports PC133
only) in sizes of 64 MB, 128 MB, and 256 MB.
The amount of preinstalled memory
varies by model.
The following information applies to system memory:
•
Non-error checking and correction (non-ECC) SDRAM is supported.
•
The maximum height of memory modules is 3.465 cm (1.375 in.).
•
Use PC100 or PC133 DIMMs only.
•
System memory is auto-detected and auto-configured using serial presence
detect.
For information on the pin assignments for the memory module connectors, see
“Memory connectors” on page 34.