MSI A55M User Guide - Page 26

SeTTing THis iTem To [Enabled] allows THe sYsTem To deTecT THe maximum FSB

Page 26 highlights

Adjust CPU-NB Ratio This item is used to adjust CPU-NB ratio. OC Genie Setting this item to [Enabled] allows the system to detect the maximum FSB clock and to overclock automatically. If overclocking fails to run, you can try the lower FSB clock for overclocking successfully. AMD Turbo Core Technology This technology automatically increases the frequency of active CPU cores to improve performance. Adjust Turbo Core Ratio This item is used to adjust turbo core ratio. IGD Engine CLK This item is used to adjust integrated graphics clock. DRAM Frequency This is used to adjust the memory frequency. DRAM Timing Mode Select whether DRAM timing is controlled by the SPD (Serial Presence Detect) EEPROM on the DRAM module. Setting to [Auto] enables DRAM timings and the following "Advanced DRAM Configuration" sub-menu to be determined by BIOS based on the configurations on the SPD. Selecting [Manual] allows users to configure the DRAM timings and the following related "Advanced DRAM Configuration" sub-menu manually. Advanced DRAM Configuration Press to enter the sub-menu. In this sub-menu you can adjust the advanced DRAM timing. Command Rate This setting controls the DRAM command rate. tCL This controls the CAS latency, which determines the timing delay (in clock cycles) before SDRAM starts a read command after receiving it. tRCD When DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. tRP This setting controls the number of cycles for Row Address Strobe (RAS) to be allowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refreshing may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. 26

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171

26
AdjusT CPU-NB RaTio
tHis iTem is used To adjusT CPU-NB raTio.
OC Genie
SeTTing THis iTem To [Enabled] allows THe sYsTem To deTecT THe maximum FSB
clock
and To overclock auTomaTicallY. If overclocking fails To run, You can TrY THe lower
FSB clock for overclocking successfullY.
AMD turbo Core tecHnologY
tHis TecHnologY auTomaTicallY increases THe frequencY of acTive CPU cores To
improve performance.
AdjusT turbo Core RaTio
tHis iTem is used To adjusT Turbo core raTio.
IGD Engine CLK
tHis iTem is used To adjusT inTegraTed grapHics clock.
DRAM FrequencY
tHis is used To adjusT THe memorY frequencY.
DRAM timing Mode
SelecT wHeTHer DRAM Timing is conTrolled bY THe SPD (Serial Presence DeTecT)
EEPROM on THe DRAM module. SeTTing To [AuTo] enables DRAM Timings and THe
following “Advanced DRAM ConfiguraTion” sub-menu To be deTermined bY BIOS
based on THe configuraTions on THe SPD. SelecTing [Manual] allows users To con-
figure THe DRAM Timings and THe following relaTed “Advanced DRAM Configura-
Tion” sub-menu manuallY.
Advanced DRAM ConfiguraTion
Press <EnTer> To enTer THe sub-menu. In THis sub-menu You can adjusT THe ad-
vanced DRAM Timing.
Command RaTe
tHis seTTing conTrols THe DRAM command raTe.
TCL
tHis conTrols THe CAS laTencY, wHicH deTermines THe Timing delaY (in clock
cYcles) before SDRAM sTarTs a read command afTer receiving iT.
TRCD
WHen DRAM is refresHed, boTH rows and columns are addressed separaTelY.
tHis seTup iTem allows You To deTermine THe Timing of THe TransiTion from RAS
(row address sTrobe) To CAS (column address sTrobe). tHe less THe clock cY-
cles, THe fasTer THe DRAM performance.
TRP
tHis seTTing conTrols THe number of cYcles for Row Address STrobe (RAS) To be
allowed To precHarge. If insufficienT Time is allowed for THe RAS To accumulaTe
iTs cHarge before DRAM refresH, refresHing maY be incompleTe and DRAM maY
fail To reTain daTa. tHis iTem applies onlY wHen sYncHronous DRAM is insTalled
in THe sYsTem.