MSI E7500 User Manual - Page 54

Video BIOS Cacheable, Video RAM Cacheable, Memory Hole At 15M-16M, Delayed Transaction, Delay Prior

Page 54 highlights

System BIOS Setup Enabled, Disabled. Video BIOS Cacheable Selecting Enabled allows caching of the video BIOS ROM at C0000h to C7FFFh, resulting in better video performance. However, if any program writes to this memory area, a system error may result. Setting options: Enabled, Disabled. Video RAM Cacheable Selecting Enabled allows caching of the video memory (RAM) at A0000h to AFFFFh, resulting in better video performance. However, if any program writes to this memory area, a memory access error may result. Setting options: Enabled, Disabled. Memory Hole At 15M-16M In order to improve performance, certain space in memory can be reserved for ISA peripherals. This memory must be mapped into the memory space below 16MB. When this area is reserved, it cannot be cached. Settings: Enabled, Disabled. Delayed Transaction The chipset has an embedded 32-bit posted write buffer to support delayed transactions cycles so that transactions to and from the ISA bus are buffered and PCI bus can perform other transactions while the ISA transaction is underway. Select Enabled to support compliance with PCI specification version 2.1. Setting options: Enabled, Disabled. Delay Prior to Thermal When the CPU temperature reaches a factory preset level, a thermal monitoring mechanism will be enabled following the appropriate timing delay specified in this field. With the thermal monitoring enabled, clock modulation controlled by the processor's internal thermal sensor is also activated to keep the processor within allowable temperature limit. Setting options: 4 Min, 8 Min, 16 Min, 32 Min. 3-15

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79

System BIOS Setup
3-15
Enabled, Disabled
.
Video BIOS Cacheable
Selecting
Enabled
allows caching of the video BIOS ROM at C0000h to C7FFFh,
resulting in better video performance. However, if any program writes to this
memory area, a system error may result.
Setting options:
Enabled
,
Disabled
.
Video RAM Cacheable
Selecting
Enabled
allows caching of the video memory (RAM) at A0000h to
AFFFFh, resulting in better video performance.
However, if any program
writes to this memory area, a memory access error may result.
Setting
options:
Enabled
,
Disabled
.
Memory Hole At 15M-16M
In order to improve performance, certain space in memory can be reserved
for ISA peripherals.
This memory must be mapped into the memory space
below 16MB.
When this area is reserved, it cannot be cached.
Settings:
Enabled
,
Disabled
.
Delayed Transaction
The chipset has an embedded 32-bit posted write buffer to support delayed
transactions cycles so that transactions to and from the ISA bus are buffered
and PCI bus can perform other transactions while the ISA transaction is
underway.
Select
Enabled
to support compliance with PCI specification ver-
sion 2.1.
Setting options:
Enabled, Disabled
.
Delay Prior to Thermal
When the CPU temperature reaches a factory preset level, a thermal monitoring
mechanism will be enabled following the appropriate timing delay specified in
this field.
With the thermal monitoring enabled, clock modulation controlled
by the processor’s internal thermal sensor is also activated to keep the proces-
sor within allowable temperature limit.
Setting options:
4 Min
,
8 Min
,
16 Min
,
32 Min
.