MSI K9N2G User Guide - Page 57

MS-7511 Mainboard, Adjust CPU FSB Frequency, Adjust CPU Ratio, Advance DRAM Configuration, DRAM

Page 57 highlights

MS-7511 Mainboard Adjust CPU FSB Frequency This item allows you to select the CPU Front Side Bus clock frequency (in MHz). Adjust CPU Ratio This item is used to adjust CPU clock multiplier (ratio). It is available only when the processor supports this function. Advance DRAM Configuration Press to enter the sub-menu and the following screen appears. DRAM Timing Mode This field has the capacity to automatically detect all of the DRAM timing. If you set this field to [Manual], some fields will appear and selectable. tRC W hen the DRAM Timing M ode sets to [Manual], the field is adjustable. The rowcycle time determines the minimum number of clock cycles a memory row takesto complete a full cycle, from row activation up to the precharging of the ac t i ver ow . tRRD W hen the DRAM Timing Mode sets to [Manual], the field is adjustable. Specifies the active-to-active delay of different banks. Time interval between a read and a precharge command. tRCD W hen the DRAM Timing Mode sets to [Manual], the field is adjustable. W hen DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. CAS# Latency (CL) W hen the DRAM Timing Mode sets to [Manual], the field is adjustable. This controls the CAS latency, which determines the timing delay (in clock cycles) before SDRAM starts a read command after receiving it. tRAS W hen the DRAM Timing Mode sets to [Manual], this field is adjustable. This setting determines the time RAS takes to read from and write to memory cell. tRP W hen the DRAM Timing Mode sets to [Manual], this field is adjustable. This setting controls the number of cycles for Row Address Strobe (RAS) to be 3-20

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

MS-7511 Mainboard
3-20
Adjust CPU FSB Frequency
This item allows you to select the CPU Front Side Bus clock frequency (in MHz).
Adjust CPU Ratio
This item is used to adjust CPU clock multiplier (ratio). It is available only when the
processor supports this function.
Advance DRAM Configuration
Press <Enter> to enter the sub-menu and the following screen appears.
DRAM Timing Mode
This field has the capacity to automatically detect all of the DRAM timing. If you
set this field to [Manual], some fields will appear and selectable.
tRC
When the
DRAM Timing Mode
sets to [Manual], the field is adjustable. The
rowcycle time determines the minimum number of clock cycles a memory row
takesto complete a full cycle, from row activation up to the precharging of the
activerow.
tRRD
When the
DRAM Timing Mode
sets to [Manual], the field is adjustable. Speci-
fies the active-to-active delay of different banks. Time interval between a read
and a precharge command.
tRCD
When the
DRAM Timing Mode
sets to [Manual], the field is adjustable. When
DRAM is refreshed, both rows and columns are addressed separately. This
setup item allows you to determine the timing of the transition from RAS (row
address strobe) to CAS (column address strobe). The less the clock cycles, the
faster the DRAM performance.
CAS# Latency (CL)
When the
DRAM Timing Mode
sets to [Manual], the field is adjustable. This
controls the CAS latency, which determines the timing delay (in clock cycles)
before SDRAM starts a read command after receiving it.
tRAS
When the
DRAM Timing Mode
sets to [Manual], this field is adjustable. This
setting determines the time RAS takes to read from and write to memory cell.
tRP
When the
DRAM Timing Mode
sets to [Manual], this field is adjustable. This
setting controls the number of cycles for Row Address Strobe (RAS) to be