Sony PCV-LX910 System Reference Manual - Page 85

SDRAM RAS to CAS Delay, VGA Shared Memory Size

Page 85 highlights

CMOS Setup Options 71 Chip Configuration Sub-Menu SDRAM Timing SDRAM CAS Latency SDRAM RAS to CAS Delay SDRAM RAS Precharge Time Refresh RAS Assertion Refresh Queue Depth SDRAM Refresh Mode Memory Hole At Address Video Memory Cache Mode Graphics Aperture Size VGA Shared Memory Size [By SPD] User Define [3 T] [4 T] [3 T] [5 T] 4 T 6 T 7 T [12] 0 4 8 [Simultaneous] Staggered 1T [None] 15 M-16 M 14 M-16 M 12 M-16 M [USWC] UC [64 MB] 128 MB 256 MB 4 MB 8 MB 16 MB 32 MB [16 MB] 8 MB 32 MB 64 MB 2 MB 4 MB

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112

CMOS Setup Options
71
Chip Configuration Sub-Menu
SDRAM Timing
[By SPD]
User Define
SDRAM CAS Latency
[3 T]
SDRAM RAS to CAS Delay
[4 T]
SDRAM RAS Precharge Time
[3 T]
Refresh RAS Assertion
[5 T]
4 T
6 T
7 T
Refresh Queue Depth
[12]
0
4
8
SDRAM Refresh Mode
[Simultaneous]
Staggered 1T
Memory Hole At Address
[None]
15 M-16 M
14 M-16 M
12 M-16 M
Video Memory Cache Mode
[USWC]
UC
Graphics Aperture Size
[64 MB]
128 MB
256 MB
4 MB
8 MB
16 MB
32 MB
VGA Shared Memory Size
[16 MB]
8 MB
32 MB
64 MB
2 MB
4 MB