Asus PRL-DLS PRL-DLS User Manual - Page 57

POST Code < 05h &gt, POST Code < 07h &gt, POST Code < 09h &gt, POST Code < 0Ah &gt, POST

Get Asus PRL-DLS PDF manuals and user guides View all Asus PRL-DLS manuals
Add to My Manuals
Save this manual to your list of manuals

Page 57 highlights

2. Disabled CPU cache. 3. Check if go to BOOTBLOCK POST. POST Code < 05h > 1. Blank out the video screen. 2. Initialized the keyboard. POST Code < 07h > 1. Used walking 1's algorithm to check out interface to CMOS circuitry. 2. Also set real-time clock power status. Then check for override. POST Code < 09h > 1. Programed chipset register to default value according to ROMTABLE. 2. early initialize CPU. 3. Initialized APIC. 4. Set A20 off. POST Code < 0Ah > 1. Initialized int. vectors (0-77h) to the spurious interrupt handler. Then initialize 00h-1fh to their proper places. POST Code < 0Bh > 1. Checked normal ISA CMOS checksum and battery. If it fails, we load the manufacturing defaults. 2. Chipset very early PM initialization, change SMBASE for CPU and move SMM code. 3. PMM initialization. 4. Disable all memory caching then enable E800 and F000 segement caching. 5. PnP early initialization. 6. BBS initialization. POST Code < 0Ch > 1. Initialize the keyboard controller and set up all of the 40: area data. 2. Load CPU micro-code update if BIOS updated option is enable. ASUS PRL-DLS motherboard user guide 2-29

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
ASUS PRL-DLS motherboard user guide
2-29
2.
Disabled CPU cache.
3.
Check if go to BOOTBLOCK POST.
POST Code < 05h >
1.
Blank out the video screen.
2.
Initialized the keyboard.
POST Code < 07h >
1.
Used walking 1's algorithm to check out interface to CMOS circuitry.
2.
Also set real-time clock power status. Then check for override.
POST Code < 09h >
1.
Programed chipset register to default value according to ROMTABLE.
2.
early initialize CPU.
3.
Initialized APIC.
4.
Set A20 off.
POST Code < 0Ah >
1.
Initialized int. vectors (0-77h) to the spurious interrupt handler. Then
initialize 00h-1fh to their proper places.
POST Code < 0Bh >
1.
Checked normal ISA CMOS checksum and battery. If it fails, we load the
manufacturing defaults.
2.
Chipset very early PM initialization, change SMBASE for CPU and move
SMM code.
3.
PMM initialization.
4.
Disable all memory caching then enable E800 and F000 segement
caching.
5.
PnP early initialization.
6.
BBS initialization.
POST Code < 0Ch >
1.
Initialize the keyboard controller and set up all of the 40: area data.
2.
Load CPU micro-code update if BIOS updated option is enable.