Asus PRL-DLS PRL-DLS User Manual - Page 61

POST Code < 63h &gt, POST Code < ffh &gt

Page 61 highlights

POST Code < 63h > 1. Send D2 command following with dummy code 80h for PM to check power down. 2. PNP final initialization. 3. Enable Boot Menu. 4. Check RTC clock data (hour, minute and second), if error set register A to default value. 5. Set up low stack. 6. Clear any pending keystroke and KB queue buffer. 7. Clear garbage in base memory except BIOS data. 8. Set segment EC00 to EFFF shadow read/write. 9. Set segment EC00 to EFFF shadow read/write. 10. Set A20 off. POST Code < ffh > 1. INT 19h (system boot). ASUS PRL-DLS motherboard user guide 2-33

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136

ASUS PRL-DLS motherboard user guide
2-33
POST Code < 63h >
1.
Send D2 command following with dummy code 80h for PM to check power
down.
2.
PNP final initialization.
3.
Enable Boot Menu.
4.
Check RTC clock data (hour, minute and second), if error set register A
to default value.
5.
Set up low stack.
6.
Clear any pending keystroke and KB queue buffer.
7.
Clear garbage in base memory except BIOS data.
8.
Set segment EC00 to EFFF shadow read/write.
9.
Set segment EC00 to EFFF shadow read/write.
10. Set A20 off.
POST Code < ffh >
1.
INT 19h (system boot).