Asus PRL-DLS PRL-DLS User Manual - Page 58

POST Code < 0Eh &gt

Get Asus PRL-DLS PDF manuals and user guides View all Asus PRL-DLS manuals
Add to My Manuals
Save this manual to your list of manuals

Page 58 highlights

POST Code < 0Dh > 1. Programed CPU MTRR. Measure CPU speed and save CPU speed. 2. Initialized the video, whether it is mono, color or EGA/VGA. After initialize, shrink the VGA BIOS. 3. If no video found in this stage, beep a warning sound. POST Code < 0Eh > 1. Set A20 on. 2. Showed HP Logo or Award Logo 3. Showed CPU type on screen. POST Code < 14h > 1. Test 8254 Channel 2. POST Code < 18h > 1. Test 8259 functionality. POST Code < 30h > 1. Disabled D0/D1 command to KBC, wait for command accepted. 2. Special KBC Initialization (set KBC to PS2 mode). 3. Sizing base memory (0-640K) and extended memory starting at just over the 1M boundary. Will continue until fail to read what was written or come to the 3GB boundary. POST Code < 31h > 1. Set CPU MTRR for address above 1MB. 2. Cleared base memory. 3. Build UMB structure. 4. Initialized USB. 5. Erased all of memory above 1MB if QUICK_POST is disabled. POST Code < 32h > 1. Displayed AWARD PNP message. (Award_PnP_Msg) 2. Initialized onboard SuperIO. a. Early IDE chip initialize. b. Programed SuperIO chip. 2-30 Chapter 2: Hardware information

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
2-30
Chapter 2: Hardware information
POST Code < 0Dh >
1.
Programed CPU MTRR. Measure CPU speed and save CPU speed.
2.
Initialized the video, whether it is mono, color or EGA/VGA. After initialize,
shrink the VGA BIOS.
3.
If no video found in this stage, beep a warning sound.
POST Code < 0Eh >
1.
Set A20 on.
2.
Showed HP Logo or Award Logo
3.
Showed CPU type on screen.
POST Code < 14h >
1.
Test 8254 Channel 2.
POST Code < 18h >
1.
Test 8259 functionality.
POST Code < 30h >
1.
Disabled D0/D1 command to KBC, wait for command accepted.
2.
Special KBC Initialization (set KBC to PS2 mode).
3.
Sizing base memory (0-640K) and extended memory starting at just over
the 1M boundary.
Will continue until fail to read what was written or come to the 3GB boundary.
POST Code < 31h >
1.
Set CPU MTRR for address above 1MB.
2.
Cleared base memory.
3.
Build UMB structure.
4.
Initialized USB.
5.
Erased all of memory above 1MB if QUICK_POST is disabled.
POST Code < 32h >
1.
Displayed AWARD PNP message. (Award_PnP_Msg)
2.
Initialized onboard SuperIO.
a. Early IDE chip initialize.
b. Programed SuperIO chip.