Asus RS100-E11-PI2 RS100-E10-PI2 User Manual - Page 111

Force to X.X GT/s], PCI Express GEN2 Link Register Settings

Page 111 highlights

ARI Forwarding [Disabled] If supported by hardware and set to [Enabled], the Downstream Port disables its traditional Device Number field being 0 enforcement when turning a Type1 Configuration Request into a Type0 Configuration Request, permitting access to Extended Functions in an ARI Device immediately below the Port. Configuration options: [Disabled] [Enabled] Atomic0p Requester Enable [Disabled] If supported by hardware and set to [Enabled], this function initiates Atomic0p Requests only if Bus Master Enable bit is in the Command Register Set. Configuration options: [Disabled] [Enabled] Atomic0p Egress Blocking [Disabled] If supported by hardware and set to [Enabled], outbound Atomic0p Requests via Egress Ports will be blocked. Configuration options: [Disabled] [Enabled] IDO Request Enable [Disabled] If supported by hardware and set to [Enabled], this permits setting the number of IDBased Ordering (IDO) bit (Attribute[2]) requests to be initiated. Configuration options: [Disabled] [Enabled] IDO Completion Enable [Disabled] If supported by hardware and set to [Enabled], this permits setting the number of IDBased Ordering (IDO) bit (Attribute[2]) requests to be initiated. Configuration options: [Disabled] [Enabled] LTR Mechanism Enable [Disabled] If supported by hardware and set to [Enabled], this enables the Latency Tolerance Reporting (LTR) Mechanism. Configuration options: [Disabled] [Enabled] End-End TLP Prefix Blocking [Disabled] If supported by hardware and set to [Enabled], this function will block forwarding of TLPs containing End-End TLP Prefixes. Configuration options: [Disabled] [Enabled] PCI Express GEN2 Link Register Settings Target Link Speed [Auto] If supported by hardware and set to [Force to X.X GT/s], for Downstream Ports, this sets an upper limit on Link operational speed by restricting the values advertised by the Upstream component in its training sequences. When [Auto] is selected HW initialized data will be used. Configuration options: [Disabled] [Force to 2.5 GT/s] [Force to 5.0 GT/s] [Force to 8.0 GT/s] [Force to 16.0 GT/s] [Force to 32.0 GT/s] Clock Power Management [Disabled] If supported by hardware and set to [Enabled], the device is permitted to use CLKREQ# signal for power management of Link clock in accordance to protocol defined in appropriate form factor specification. Configuration options: [Disabled] [Enabled] ASUS RS100-E11-PI2 5-29

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168

ASUS RS100-E11-PI2
5-29
ARI Forwarding [Disabled]
If supported by hardware and set to
[Enabled]
, the Downstream Port disables
its traditional Device Number field being 0 enforcement when turning a Type1
Configuration Request into a Type0 Configuration Request, permitting access to
Extended Functions in an ARI Device immediately below the Port.
Configuration options: [Disabled] [Enabled]
Atomic0p Requester Enable [Disabled]
If supported by hardware and set to
[Enabled]
, this function initiates Atomic0p
Requests only if Bus Master Enable bit is in the Command Register Set.
Configuration options: [Disabled] [Enabled]
Atomic0p Egress Blocking [Disabled]
If supported by hardware and set to
[Enabled]
, outbound Atomic0p Requests via
Egress Ports will be blocked.
Configuration options: [Disabled] [Enabled]
IDO Request Enable [Disabled]
If supported by hardware and set to
[Enabled]
, this permits setting the number of ID-
Based Ordering (IDO) bit (Attribute[2]) requests to be initiated.
Configuration options: [Disabled] [Enabled]
IDO Completion Enable [Disabled]
If supported by hardware and set to
[Enabled]
, this permits setting the number of ID-
Based Ordering (IDO) bit (Attribute[2]) requests to be initiated.
Configuration options: [Disabled] [Enabled]
LTR Mechanism Enable [Disabled]
If supported by hardware and set to
[Enabled]
, this enables the Latency Tolerance
Reporting (LTR) Mechanism.
Configuration options: [Disabled] [Enabled]
End-End TLP Prefix Blocking [Disabled]
If supported by hardware and set to
[Enabled]
, this function will block forwarding of
TLPs containing End-End TLP Prefixes.
Configuration options: [Disabled] [Enabled]
PCI Express GEN2 Link Register Settings
Target Link Speed [Auto]
If supported by hardware and set to
[Force to X.X GT/s]
, for Downstream Ports, this
sets an upper limit on Link operational speed by restricting the values advertised by the
Upstream component in its training sequences. When
[Auto]
is selected HW initialized
data will be used.
Configuration options: [Disabled] [Force to 2.5 GT/s] [Force to 5.0 GT/s] [Force to 8.0
GT/s] [Force to 16.0 GT/s] [Force to 32.0 GT/s]
Clock Power Management [Disabled]
If supported by hardware and set to
[Enabled]
, the device is permitted to use
CLKREQ# signal for power management of Link clock in accordance to protocol
defined in appropriate form factor specification.
Configuration options: [Disabled] [Enabled]