Asus RS100-E11-PI2 RS100-E10-PI2 User Manual - Page 96

Intel Trusted Execution Technology [Disabled], Active Processor Cores [All]

Page 96 highlights

AVX [Enabled] Allows you to enable or disable the AVX 2/3 Instructions. This is applicable for Big Core only. Configuration options: [Disabled] [Enabled] AVX3 [Enabled] Allows you to enable or disable the AVX 3 Instructions. This is applicable for Big Core only. Configuration options: [Disabled] [Enabled] Active Processor Cores [All] Allows you to set the number of cores to enable in each processor package. Configuration options: [All] [1] [2] [3] Hyper-Threading [Enabled] Allows a hyper-threading processor to appear as two logical processors, allowing the operating system to schedule two threads or processes simultaneously. [Enabled] For two threads per activated core. [Disabled] For only one thread per activated core. BIST [Disabled] Allows you to enable or disable BIST (Built-In Self Test) on reset. Configuration options: [Disabled] [Enabled] AES [Enabled] Allows you to enable or disable AES (Advanced Encryption Standard). Configuration options: [Disabled] [Enabled] Intel Trusted Execution Technology [Disabled] Allows you to enable or disable utilization of additional hardware capabilities provided by Intel(R) Trusted Execution Technology. Changes require a full power cycle to take effect. Configuration options: [Disabled] [Enabled] SGX settings The items in this submenu allow you to configure the Software Guard Extensions (SGX) settings. Software Guard Extensions (SGX) [Disabled] Allows you to enable or disable Software Guard Extensions (SGX). Configuration options: [Disabled] [Enabled] [Software Controlled] The following items appear only when Software Guard Extensions (SGX) is set to [Enabled] or [Software Controlled]. Select Owner EPOCH input type [No Change in Owner EPOCHs] There are three Owner EPOCH modes (Each EPOCH is 64bit). After generating new EPOCH via [Change to New Random Owner EPOCHs], the selection will revert back to [No Change in Owner EPOCHs], this is to ensure the EPOCH stays the same across Sx states. After the user enters EPOCH values manually, the values will not be visible, for security reasons. Configuration options: [No Change in Owner EPOCHs] [Change to New Random Owner EPOCHs] [Manual User Defined Owner EPOCHs] 5-14 Chapter 5: BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168

5-14
Chapter 5: BIOS Setup
AVX [Enabled]
Allows you to enable or disable the AVX 2/3 Instructions. This is applicable for Big Core only.
Configuration options: [Disabled] [Enabled]
AVX3 [Enabled]
Allows you to enable or disable the AVX 3 Instructions. This is applicable for Big Core only.
Configuration options: [Disabled] [Enabled]
Active Processor Cores [All]
Allows you to set the number of cores to enable in each processor package.
Configuration options: [All] [1] [2] [3]
Hyper-Threading [Enabled]
Allows a hyper-threading processor to appear as two logical processors, allowing the
operating system to schedule two threads or processes simultaneously.
[Enabled]
For two threads per activated core.
[Disabled]
For only one thread per activated core.
BIST [Disabled]
Allows you to enable or disable BIST (Built-In Self Test) on reset.
Configuration options: [Disabled] [Enabled]
AES [Enabled]
Allows you to enable or disable AES (Advanced Encryption Standard).
Configuration options: [Disabled] [Enabled]
Intel Trusted Execution Technology [Disabled]
Allows you to enable or disable utilization of additional hardware capabilities provided by
Intel(R) Trusted Execution Technology. Changes require a full power cycle to take effect.
Configuration options: [Disabled] [Enabled]
SGX settings
The items in this submenu allow you to configure the Software Guard Extensions (SGX)
settings.
Software Guard Extensions (SGX) [Disabled]
Allows you to enable or disable Software Guard Extensions (SGX).
Configuration options: [Disabled] [Enabled] [Software Controlled]
The following items appear only when
Software Guard Extensions (SGX)
is set to
[Enabled]
or
[Software Controlled]
.
Select Owner EPOCH input type [No Change in Owner EPOCHs]
There are three Owner EPOCH modes (Each EPOCH is 64bit). After generating new
EPOCH via
[Change to New Random Owner EPOCHs]
, the selection will revert back
to
[No Change in Owner EPOCHs]
, this is to ensure the EPOCH stays the same
across Sx states. After the user enters EPOCH values manually, the values will not be
visible, for security reasons.
Configuration options: [No Change in Owner EPOCHs] [Change to New Random
Owner EPOCHs] [Manual User Defined Owner EPOCHs]