Asus RS100-E11-PI2 RS100-E10-PI2 User Manual - Page 98

Power & Performance, CPU - Power Management Control

Page 98 highlights

5.5.2 Power & Performance CPU - Power Management Control Boot performance mode [Turbo Performance] This item allows you to select the performance state that the BIOS will set starting from reset vector. Configuration options: [Max Battery] [Max Non-Turbo Performance] [Turbo Performance] Intel(R) SpeedStep(tm) [Enabled] Allows more than two frequency ranges to be supported. Configuration options: [Disabled] [Enabled] Race To Halt (RTH) [Enabled] Allows you to enable or disable Race To Halt feature. RTH dynamically increases the CPU frequency to quickly enter the package C-State and reduce the overall power. RTH is controlled through MSR 1FC bit 20. Configuration options: [Disabled] [Enabled] Intel(R) Speed Shift Technology [Native Mode] Allows you to enable or disable Intel(R) Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states. Configuration options: [Disabled] [Native Mode] [Out of Band Mode] The following items appear only when Intel(R) Speed Shift Technology is set to [Disabled] or [Native Mode]. Per Core P State OS control mode [Enabled] Allows you to enable or disable Per Core P state OS control mode. Disabling will set Bit 31 = 1 command 0x06. When set the highest core request is used for all other core requests. Configuration options: [Disabled] [Enabled] HwP Autonomous Per Core P State [Enabled] [Disabled] Disable Autonomous PCPS (Bit 30 = 1, command 0x11). Autonomous will request the same value for all cores all the time. [Enabled] Enable PCPS (default Bit 30 = 0, command 0x11). HwP Fast MSR Support [Enabled] Allows you to enable or disable HwP Fast MSR Support for IA32_HWP_REQUEST MSR. Configuration options: [Disabled] [Enabled] 5-16 Chapter 5: BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168

5-16
Chapter 5: BIOS Setup
5.5.2
Power & Performance
CPU - Power Management Control
Boot performance mode [Turbo Performance]
This item allows you to select the performance state that the BIOS will set starting from
reset vector.
Configuration options: [Max Battery] [Max Non-Turbo Performance] [Turbo
Performance]
Intel(R) SpeedStep(tm) [Enabled]
Allows more than two frequency ranges to be supported.
Configuration options: [Disabled] [Enabled]
Race To Halt (RTH) [Enabled]
Allows you to enable or disable Race To Halt feature. RTH dynamically increases the
CPU frequency to quickly enter the package C-State and reduce the overall power.
RTH is controlled through MSR 1FC bit 20.
Configuration options: [Disabled] [Enabled]
Intel(R) Speed Shift Technology [Native Mode]
Allows you to enable or disable Intel(R) Speed Shift Technology support. Enabling will
expose the CPPC v2 interface to allow for hardware controlled P-states.
Configuration options: [Disabled] [Native Mode] [Out of Band Mode]
The following items appear only when
Intel(R) Speed Shift Technology
is set to
[Disabled]
or
[Native Mode]
.
Per Core P State OS control mode [Enabled]
Allows you to enable or disable Per Core P state OS control mode. Disabling will set
Bit 31 = 1 command 0x06. When set the highest core request is used for all other core
requests.
Configuration options: [Disabled] [Enabled]
HwP Autonomous Per Core P State [Enabled]
[Disabled]
Disable Autonomous PCPS (Bit 30 = 1, command 0x11).
Autonomous will request the same value for all cores all the time.
[Enabled]
Enable PCPS (default Bit 30 = 0, command 0x11).
HwP Fast MSR Support [Enabled]
Allows you to enable or disable HwP Fast MSR Support for IA32_HWP_REQUEST
MSR.
Configuration options: [Disabled] [Enabled]