Asus RS100-E11-PI2 RS100-E10-PI2 User Manual - Page 161

Q-Code table

Page 161 highlights

Q-Code table Action PHASE POST CODE 0x1 0x2 0x3 SEC Start up Security Phase 0x4 0x5 0x6 0x10 PEI(Pre-EFI 0x11 Initialization) phase 0x15 0x19 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 MRC Progress phase 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0x32 0x33 0x34 Quick VGA 0x35 0x36 0x37 0x3B 0x4F 0x60 0x61 0x62 0x63 DXE(Driver 0x68 Execution Environment) phase 0x69 0x6A 0x70 0x71 0x72 0x78 0x79 0xD0 0xD1 0xD2 0xD3 0xD4 0xD5 TYPE Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress MRC Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress Progress DESCRIPTION First post code Load BSP microcode Perform early platform Initialization Set cache as ram for PEI phase Establish Stack CPU Early Initialization PEI Core Entry PEI cache as ram CPU initial NB Initialization before installed memory SB Initialization before installed memory DIMM detect DIMM clock Initialization DIMM SPD data Initialization DIMM global early DIMM rank detect DIMM channel early DIMM DDRIO Initialization DIMM channel training DIMM Initialization throttling memory BIST MEM memory Initialization DIMM DDR memory map RAS configuration Get Margins Memory SSA api Initialization MRC done CPU POST-Memory Initialization CPU Cache Initialization Application Processor(s) (AP) Initialization BSP Selection CPU Initialization Pre-memory NB Initialization Pre-memory SB Initialization DXE Initial Program Load(IPL) DXE Core Started DXE NVRAM Initialization SB run-time Initialization CPU DXE Initialization PCI HB Initialization NB DXE Initialization NB DXE SMM Initialization SB DXE Initialization SB DXE SMM Initialization SB DEVICES Initialization ACPI Module Initialization CSM Initialization CPU PM Structure Initialization CPU PM CSR programming CPU PM MSR programming CPU PM PSTATE transition CPU PM driver exit CPU PM On ready to boot event ASUS RS100-E11-PI2 A-3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168

A-3
ASUS RS100-E11-PI2
Q-Code table
Action
PHASE
POST CODE
TYPE
DESCRIPTION
SEC Start up
Security Phase
0x1
Progress
First post code
0x2
Progress
Load BSP microcode
0x3
Progress
Perform early platform Initialization
0x4
Progress
Set cache as ram for PEI phase
0x5
Progress
Establish Stack
0x6
Progress
CPU Early Initialization
Quick VGA
PEI(Pre-EFI
Initialization) phase
0x10
Progress
PEI Core Entry
0x11
Progress
PEI cache as ram CPU initial
0x15
Progress
NB Initialization before installed memory
0x19
Progress
SB Initialization before installed memory
MRC Progress
phase
0xB0
MRC Progress
DIMM detect
0xB1
MRC Progress
DIMM clock Initialization
0xB2
MRC Progress
DIMM SPD data Initialization
0xB3
MRC Progress
DIMM global early
0xB4
MRC Progress
DIMM rank detect
0xB5
MRC Progress
DIMM channel early
0xB6
MRC Progress
DIMM DDRIO Initialization
0xB7
MRC Progress
DIMM channel training
0xB8
MRC Progress
DIMM Initialization throttling
0xB9
MRC Progress
memory BIST
0xBA
MRC Progress
MEM memory Initialization
0xBB
MRC Progress
DIMM DDR memory map
0xBC
MRC Progress
RAS configuration
0xBD
MRC Progress
Get Margins
0xBE
MRC Progress
Memory SSA api Initialization
0xBF
MRC Progress
MRC done
DXE(Driver
Execution
Environment) phase
0x32
Progress
CPU POST-Memory Initialization
0x33
Progress
CPU Cache Initialization
0x34
Progress
Application Processor(s) (AP) Initialization
0x35
Progress
BSP Selection
0x36
Progress
CPU Initialization
0x37
Progress
Pre-memory NB Initialization
0x3B
Progress
Pre-memory SB Initialization
0x4F
Progress
DXE Initial Program Load(IPL)
0x60
Progress
DXE Core Started
0x61
Progress
DXE NVRAM Initialization
0x62
Progress
SB run-time Initialization
0x63
Progress
CPU DXE Initialization
0x68
Progress
PCI HB Initialization
0x69
Progress
NB DXE Initialization
0x6A
Progress
NB DXE SMM Initialization
0x70
Progress
SB DXE Initialization
0x71
Progress
SB DXE SMM Initialization
0x72
Progress
SB DEVICES Initialization
0x78
Progress
ACPI Module Initialization
0x79
Progress
CSM Initialization
0xD0
Progress
CPU PM Structure Initialization
0xD1
Progress
CPU PM CSR programming
0xD2
Progress
CPU PM MSR programming
0xD3
Progress
CPU PM PSTATE transition
0xD4
Progress
CPU PM driver exit
0xD5
Progress
CPU PM On ready to boot event