Intel S845WD1-E Product Guide - Page 13
Processors, Memory, SDRAM DIMMs. - server motherboard
UPC - 735858159272
View all Intel S845WD1-E manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 13 highlights
Processors The S845WD1H board supports a single Intel Pentium 4 processor with a µPGA478 socket. Processors are not included with the server board and must be purchased separately. Table 2. Supported Processors Type Designation Pentium 4 processor with 3.06 GHz Hyperthreading (HT) Technology Pentium 4 processor 2.26, 2.53, 2.66, and 2.8 GHz Pentium 4 processor 2.0A, 2.40B, and 2.6 GHz Intel Celeron processor 1.7, 1.8, and 1.9 GHz System Bus 533 MHz 533 MHz 400 MHz 400 MHz L2 Cache Size 512 KB 512 KB 512 KB 128 KB Memory The S845WD1H server board contains two 184-pin DIMM sockets and supports up to two DDR SDRAM DIMMs. The minimum supported memory configuration is 64 MB and the maximum configurable memory size is a 2 GB stacked un-buffered DDR200/266 ECC DIMM. See the table below for supported memory configurations. ✏ NOTE Only low profile DIMMs can be supported in a 1U server chassis. Check the Intel Customer Support website for the latest tested memory list: http://support.intel.com/support/motherboards/server/S845WD1-E Table 3. DIMM Capacity 64 MB 64 MB 128 MB 128 MB 128 MB 256 MB 256 MB 256 MB 512 MB 512 MB 1024 MB Supported Memory Configurations Number of Sides DDR SDRAM Density DDR SDRAM Organization Front-side/Back-side SS 64 Mbit 8 M x 8/empty SS 128 Mbit 8 M x 16/empty DS 64 Mbit 8 M x 8/8 M x 8 SS 128 Mbit 16 M x 8/empty SS 256 Mbit 16 M x 16/empty DS 128 Mbit 16 M x 8/16 M x 8 SS 256 Mbit 32 M x 8/empty SS 512 Mbit 32 M x 16/empty DS 256 Mbit 32 M x 8/32 M x 8 SS 512 Mbit 64 M x 8/empty DS 512 Mbit 64 M x 8/64 M X8 Number of DDR SDRAM Devices 8 4 16 (Note 1) 8 4 16 (Notes 1 and 2) 8 4 16 (Notes 1 and 2) 8 16 Notes: 1. If the number of DDR SDRAM devices is greater than nine, the DIMM will be double sided. 2. Front side population/back side population indicated for DDR SDRAM density and DDR SDRAM organization. Description 13