Asus CUV4X-E CUV4X-E User Manual - Page 63

DRAM Read Latch Delay [1 ns]

Get Asus CUV4X-E - CUV4X-E PDF manuals and user guides
UPC - 610839878079
View all Asus CUV4X-E manuals
Add to My Manuals
Save this manual to your list of manuals

Page 63 highlights

4. BIOS SETUP SDRAM Active to Precharge Time To make changes to this field, set the SDRAM Configuration field to [User Defined]. Read Around Write [Enabled] Setting this field to [Enabled] allows the memory controller to store write data in its buffer whenever the CPU issues a write command. The next time the CPU needs the data, it retrieves the data from the memory buffer without accessing the SDRAM. Configuration options: [Disabled] [Enabled] CPU-DRAM Back-Back Transaction [Enabled] Configuration options: [Enabled] [Disabled] Delayed Transaction [Disabled] When set to [Enabled], this feature frees the PCI bus when the CPU is accessing 8-bit ISA cards. This process normally consumes about 50-60 PCI Clocks without PCI delayed transaction. Set this field to [Disabled] when using ISA cards that are not PCI 2.1 compliant. Configuration options: [Enabled] [Disabled] PCI to DRAM Prefetch [Disabled] Configuration options: [Disabled] [Enabled] Byte Merge [Disabled] To optimize the data transfer on PCI, this feature combines a sequence of individual memory writes (bytes or words) into a single 32-bit block of data. However, byte merging may only be done when the bytes within a data phase are in a prefetchable address range. Configuration options: [Disabled] [Enabled] DRAM Read Latch Delay [1 ns] Configuration options: [0.0 ns] [0.5 ns] [1.0 ns] [1.5 ns] AGP Capability [4X Mode] This motherboard supports the AGP 4x interface that transfers video data at 1066MB/s. AGP 4x is backward-compatible, so you may leave the default [4X Mode] on even if you are using an AGP 1x or 2x video card. When set to [1X Mode], the AGP interface only provides a peak data throughput of 266MB/s even if you are using an AGP 2x/4x card. When set to [2X Mode], the AGP interface only provides a peak data throughput of 533MB/s even if you are using an AGP 4x card. Configuration options: [1X Mode] [2X Mode] [4X Mode] 4. BIOS SETUP Chip Configuration ASUS CUV4X-E User's Manual 63

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
ASUS CUV4X-E User’s Manual
63
4. BIOS SETUP
4. BIOS SETUP
SDRAM Active to Precharge Time
To make changes to this field, set the SDRAM Configuration field to
[User Defined].
Read Around Write [Enabled]
Setting this field to [Enabled] allows the memory controller to store write
data in its buffer whenever the CPU issues a write command. The next time
the
CPU needs the data, it retrieves the data from the memory buffer without
accessing the SDRAM. Configuration options: [Disabled] [Enabled]
CPU-DRAM Back-Back Transaction [Enabled]
Configuration options: [Enabled] [Disabled]
Delayed Transaction [Disabled]
When set to [Enabled], this feature frees the PCI bus when the CPU is
accessing 8-bit ISA cards. This process normally consumes about 50-60
PCI Clocks without PCI delayed transaction. Set this field to [Disabled]
when using ISA cards that are not PCI 2.1 compliant. Configuration options:
[Enabled] [Disabled]
PCI to DRAM Prefetch [Disabled]
Configuration options: [Disabled] [Enabled]
Byte Merge [Disabled]
To optimize the data transfer on PCI, this feature combines a sequence of
individual memory writes (bytes or words) into a single 32-bit block of
data. However, byte merging may only be done when the bytes within a
data phase are in a prefetchable address range. Configuration options:
[Disabled] [Enabled]
DRAM Read Latch Delay [1 ns]
Configuration options: [0.0 ns] [0.5 ns] [1.0 ns] [1.5 ns]
AGP Capability [4X Mode]
This motherboard supports the AGP 4x interface that transfers video data at
1066MB/s. AGP 4x is backward-compatible, so you may leave the default
[4X Mode] on even if you are using an AGP 1x or 2x video card. When set
to [1X Mode], the AGP interface only provides a peak data throughput of
266MB/s even if you are using an AGP 2x/4x card. When set to [2X Mode],
the AGP interface only provides a peak data throughput of 533MB/s even if
you are using an AGP 4x card. Configuration options: [1X Mode] [2X Mode]
[4X Mode]
Chip Configuration