Brother International HL-1070 Service Manual - Page 22

CPU Receive Mode, Parallel I/O

Page 22 highlights

(7) Parallel I/O There are two modes in this unit. One is the CPU receive mode and the other is the DMA receive mode. In the CPU receive mode the CPU receives the command data from the PC, and after the CPU is switched to the DMA mode, it receives the image data and writes it to the DRAM directly. CPU Receive Mode STROBE BUSY ACK 90 µsec 0.5 µsec DMA Receive Mode STROBE BUSY ACK 1.5 µsec 0.5 µsec BUSY goes HIGH at the falling edge of the STROBE signal. The data (8 bits) from the PC is latched into the data buffer at the rising edge of the STROBE signal. The pulse width of ACK varies according to the speed MODE as shown above. BUSY goes LOW on the rising edge of ACK. This supports the IEEE1284 data transfer with the following mode. Nibble Byte ECP mode mode mode (8) Data extension This circuit extents the compressed image data which are received from the PC, and writes the bit map data to the FIFO. (9) Software support Supports 16 x 16 rotation, bit expansion, bit search, and decimal point conversion. (10) EEPROM I/O One output port and one I/O port are assigned. II-6

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244

II-6
(7)
Parallel I/O
<Data receive Mode>
There are two modes in this unit. One is the CPU receive mode and the other is
the DMA receive mode. In the CPU receive mode the CPU receives the command
data from the PC, and after the CPU is switched to the DMA mode, it receives the
image data and writes it to the DRAM directly.
90 μsec
STROBE
BUSY
ACK
STROBE
BUSY
ACK
0.5 μsec
0.5 μsec
1.5 μsec
CPU Receive Mode
DMA Receive Mode
BUSY goes HIGH at the falling edge of the STROBE signal. The data (8 bits) from
the PC is latched into the data buffer at the rising edge of the STROBE signal. The
pulse width of ACK varies according to the speed MODE as shown above. BUSY
goes LOW on the rising edge of ACK.
<IEEE1284 support>
This supports the IEEE1284 data transfer with the following mode.
Nibble
mode
Byte
mode
ECP
mode
(8)
Data extension
This circuit extents the compressed image data which are received from the PC,
and writes the bit map data to the FIFO.
(9)
Software support
Supports 16 x 16 rotation, bit expansion, bit search, and decimal point conversion.
(10)
EEPROM
I/O
One output port and one I/O port are assigned.