HP StorageWorks 2/128 HP StorageWorks Core Switch 2/64 and SAN Director 2/128 - Page 18

High availability, Reliability

Page 18 highlights

High availability The following features contribute to the Core Switch 2/64 and SAN Director 2/128 high-availability design: • Redundant, hot-swappable components • Redundant power and cooling subsystems • Enhanced data integrity on all data paths • Fabric Shortest Path First (FSPF) rerouting around failed links • Integration with SNMP managers • Automatic control processor failover • Nondisruptive hot software code loads and activation • Easy configuration, save, and restore The high-availability software architecture of the Core Switch 2/64 and the SAN Director 2/128 provides a common framework for all applications that reside on the system, allowing global and local states to be maintained enough to manage any component failure. High-availability elements consist of the High Availability Manager, the heartbeat, the fault/health framework, the replicated database, initialization, and software upgrade. The High Availability Manager controls access to the standby control processor, facilitates software upgrades, prevents extraneous switchover activity, closes and flushes streams as needed, provides flow control and message buffering, and supports a centralized active and standby state. Reliability The Core Switch 2/64 and the SAN Director 2/128 use the following error detection and correction mechanisms to ensure the reliability of all data inside the chassis: • Power-on self test (POST) • Error Detection and Fault Isolation (EDFI), such as cyclic redundancy checking (CRC), parity checking, checksum, and illegal address checking 18 Overview

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166

Overview
18
High availability
The following features contribute to the Core Switch 2/64 and SAN Director 2/128
high-availability design:
Redundant, hot-swappable components
Redundant power and cooling subsystems
Enhanced data integrity on all data paths
Fabric Shortest Path First (FSPF) rerouting around failed links
Integration with SNMP managers
Automatic control processor failover
Nondisruptive
hot
software code loads and activation
Easy configuration, save, and restore
The high-availability software architecture of the Core Switch 2/64 and the SAN
Director 2/128 provides a common framework for all applications that reside on the system,
allowing global and local states to be maintained enough to manage any component failure.
High-availability elements consist of the High Availability Manager, the heartbeat, the
fault/health framework, the replicated database, initialization, and software upgrade.
The High Availability Manager controls access to the standby control processor, facilitates
software upgrades, prevents extraneous switchover activity, closes and flushes streams as
needed, provides flow control and message buffering, and supports a centralized active and
standby state.
Reliability
The Core Switch 2/64 and the SAN Director 2/128 use the following error detection and
correction mechanisms to ensure the reliability of all data inside the chassis:
Power-on self test (POST)
Error Detection and Fault Isolation (EDFI), such as cyclic redundancy checking (CRC), parity
checking, checksum, and illegal address checking