Intel DZ68BC Product Guide - Page 74
Table 21. Port 80h POST Codes, PEI Phase Before MRC - overclock
View all Intel DZ68BC manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 74 highlights
Intel Desktop Board DZ68BC Product Guide Table 21 lists the Port 80h POST codes in hexadecimal notation. Table 21. Port 80h POST Codes POST Code Description 00 01-05 10, 20, 30, 40, 50 ACPI S States Entering S0 state, standard Entering S1-S5 state Resuming from S1-S5 state 08 09 0A, 0B 0C 0D 0E 0F Security Phase (SEC) Starting BIOS execution after CPU BIST SPI prefetching and caching Load BSP/APS microcode Platform program base addresses Wake up all APS Initialize NEM Pass entry point of the PEI core 11 12 13 14 15 16 17, 18 19, 1A 1B, 1C PEI Phase Before MRC Set bootmode, GPIO init Early chipset register programming Basic PCH init, discrete device init LAN init Exit early platform init driver SMBUS driver init Entry/Exit to SMBUS execute read/write Entry/Exit to CK505 programming Entry/Exit to PEI overclock programming MEC Memory Detection 21 MRC entry point 23 Reading SPD from memory DIMMs 24 Detecting presence of memory DIMMs 27 Configuring memory 28 Testing memory 29 Exit MRC driver 2A, 2B PEI After MRC Start/finish programming MTRR settings 31, 33, 34 PEIMs/Recovery Recovery has initiate, load, valid continued 74