Intel DZ68ZV Product Guide for Intel Desktop Board DZ68ZV - Page 77

Port 80h POST Codes, POST Code LED Display, Table 19. Port 80h POST Codes

Page 77 highlights

Error Messages and Indicators Port 80h POST Codes During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h and displayed on the Desktop Board's seven-segment LED display shown in Figure 31. This code is useful for determining the point where an error occurred during the POST. Figure 31. POST Code LED Display Table 19 lists the Port 80h POST codes in hexadecimal notation. Table 19. Port 80h POST Codes POST Code Description 00 01-05 10, 20, 30, 40, 50 ACPI S States Entering S0 state, standard Entering S1-S5 state Resuming from S1-S5 state 08 09 0A, 0B 0C 0D 0E 0F Security Phase (SEC) Starting BIOS execution after CPU BIST SPI prefetching and caching Load BSP/APS microcode Platform program base addresses Wake up all APS Initialize NEM Pass entry point of the PEI core 77

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92

Error Messages and Indicators
77
Port 80h POST Codes
During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O
port 80h.
If the POST fails, execution stops and the last POST code generated is left
at port 80h and displayed on the Desktop Board’s seven-segment LED display shown
in Figure 31.
This code is useful for determining the point where an error occurred
during the POST.
Figure 31.
POST Code LED Display
Table 19 lists the Port 80h POST codes in hexadecimal notation.
Table 19. Port 80h POST Codes
POST Code
Description
ACPI S States
00
Entering S0 state, standard
01-05
Entering S1-S5 state
10, 20, 30,
40, 50
Resuming from S1-S5 state
Security Phase (SEC)
08
Starting BIOS execution after CPU BIST
09
SPI prefetching and caching
0A, 0B
Load BSP/APS microcode
0C
Platform program base addresses
0D
Wake up all APS
0E
Initialize NEM
0F
Pass entry point of the PEI core