LG KM710 Service Manual - Page 29

Core, 4.2 USB 2.0 Device Controller, 4.3 EHI

Get LG KM710 PDF manuals and user guides View all LG KM710 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 29 highlights

3. HW Circuit Description • General features ARM946E-S CPU core (16KB instruction/data cache, operating up to 200MHz) 8K bytes of internal boot ROM with various boot procedure (NAND, USB, EHI) and security 64K bytes of internal SRAM for general usage USB2.0 Device (high, full speed) I2S interface for external audio I2C compatible serial bus for audio CODEC & CCD/CMOS sensor control 32-bit 1Hz counter RTC (Real Time Clock) for battery backup EHI (External Host Interface) for parallel host interface Secure Digital Card (SD) 3.4.1 Core The TCC74x has adopted the ARM946E-S (r1p1) core for controlling system and processing various kinds of digital signals. The ARM946E-S is a Harvard architecture cached processor with separate 16Kbyte data and 16Kbytes instruction caches, each with 8-word of line length. A protection unit allows eight regions of memory to be defined, each with individual cache and write buffer configurations and access permissions. The cache system is software configurable to provide highest average of performance or to meet the needs of real-time systems. The followings are key features of the TCC74xx CPU core. CPU ARM946E-S Cache 16KB for Data / 16KB for Instruction TCM 4KB dual port data TCM 3.4.2 USB 2.0 Device Controller The TCC7402 USB2.0 Device supports a fully compliant to USB 2.0 specification, highspeed (480 Mbps) functions and suspend/resume signaling. The USB function controller has an endpoint EP0 for control, two in/output endpoints EP1/EP2 for bulk data transaction and an EP3 for interrupt data transaction. 3.4.3 EHI This LSI has the external host interface (EHI) that allows the external host device to be connected to the on-chip system bus. The external host device can be directly connected to 68/80-series interfaces and access the memory area of this LSI. For software based data transfer, EHI can generate the internal interrupt of this LSI, and this LSI can also send interrupt request to the external host controller. LGE Internal Use Only - 30 - Copyright © 2008 LG Electronics. Inc. All right reserved. Only for training and service purposes

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
• General features
ARM946E-S CPU core (16KB instruction/data cache, operating up to 200MHz)
8K bytes of internal boot ROM with various boot procedure (NAND, USB, EHI) and security
64K bytes of internal SRAM for general usage
USB2.0 Device (high, full speed)
I2S interface for external audio
I2C compatible serial bus for audio CODEC & CCD/CMOS sensor control
32-bit 1Hz counter
RTC (Real Time Clock) for battery backup
EHI (External Host Interface) for parallel host interface
Secure Digital Card (SD)
3.4.1 Core
The TCC74x has adopted the ARM946E-S (r1p1) core for controlling system and processing various
kinds of digital signals. The ARM946E-S is a Harvard architecture cached processor with separate
16Kbyte data and 16Kbytes instruction caches, each with 8-word of line length. A protection unit
allows eight regions of memory to be defined, each with individual cache and write buffer
configurations and access permissions. The cache system is software configurable to provide highest
average of performance or to meet the needs of real-time systems.
The followings are key features of the TCC74xx CPU core.
CPU ARM946E-S
Cache 16KB for Data / 16KB for Instruction
TCM 4KB dual port data TCM
3.4.2 USB 2.0 Device Controller
The TCC7402 USB2.0 Device supports a fully compliant to USB 2.0 specification, highspeed (480
Mbps) functions and suspend/resume signaling. The USB function controller has an endpoint EP0 for
control, two in/output endpoints EP1/EP2 for bulk data transaction and an EP3 for interrupt data
transaction.
3.4.3 EHI
This LSI has the external host interface (EHI) that allows the external host device to be connected to
the on-chip system bus. The external host device can be directly connected to 68/80-series interfaces
and access the memory area of this LSI. For software based data transfer, EHI can generate the
internal interrupt of this LSI, and this LSI can also send interrupt request to the external host
controller.
LGE Internal Use Only
Copyright © 2008 LG Electronics. Inc.
All right reserved.
Only for training and service purposes
3. HW Circuit Description
- 30 -