LG KM710 Service Manual - Page 44

FEM, 1.2.4 RF Transceiver B6PLD, 1.2.5 DCXO

Page 44 highlights

4. Trouble Shooting 4.1.2.3 FEM Pass wanted signal and include LNA matching circuit. U401 EGSM PCS DCS /GSM FL400 ESHS-C090SR GND5 GSM18001900_TX 16 11 GND4 GSM900_TX 15 13 GND3 14 9 GND2 GSM1900_RX2 6 GND1 GSM1900_RX1 7 5 GSM1800_RX2 4 GSM1800_RX1 3 VC2 GSM900_RX2 10 2 VC1 GSM900_RX1 12 1 ANT 8 22p FL400 L402 4.7nH L404 3.9nH C412 3p C414 3p C416 3.3p C418 3.3p 4.7nH L405 4.7nH L407 L406 18nH A1 PCSLNAI B1 PCSLNAIB C2 C1 PCSDCSGND D1 D2 DCSLNAI DCSLNAIB DCSG90GND E1 G90LNAI F1 G90LNAIB E2 G1 G90G85GND H1 G85LNAI G85LNAIB F2 G85GND G2 H2 GNDLNA_TX1 E3 TXON J2 GNDDMIXIN J1 DMIXIN DMIXINB 4.1.2.4 RF Transceiver (B6PLD) SAW Filter Bark Circuit Diagram Digital Interface to Baseband. Integrate LNA and VCO circuit. X400 U401 U403 U400 U402 FL400 SW400 4.1.2.5 DCXO C412 3p C414 3p C416 3.3p C418 3.3p L405 L407 L406 18nH 120 R403 5 1 120 R407 100ohm R406 68 R404 100ohm R408 C_VCCRF VCC_SYN C403 0.01u C409 22p C400 0.01u C406 3.9p C407 0.1u C404 3.9p B6 A6 GNDBBAD GNDRFVCO VCCBB VCCAD VCCRFVCO C5 QOUTB_QINB A5 C4 B5 A4 QOUT_QIN IOUT_IIN IOUTB_IINB GNDRFLO B4 A3 C3 VCCRFLO VCCMIX B3 GNDMIX D3 VCCLNA A2 PCSGND B2 A1 PCSLNAI B1 PCSLNAIB C2 C1 PCSDCSGND DCSLNAI D1 DCSLNAIB D2 DCSG90GND E1 G90LNAI F1 E2 G90LNAIB G1 G90G85GND H1 G85LNAI G85LNAIB F2 G2 G85GND H2 GNDLNA_TX1 E3 TXON J2 GNDDMIXIN J1 DMIXIN DMIXINB U401 R2A60167BG C6 A7 VCCRFSYN C7 GNDRFSYN CAFC B7 VCCVCXOR A8 BT_CLK C405 33nF C408 68p VCXTCXO B8 XOP A9 X400 FA-23H 4 3 1 2 R401 47K 26MHz XON B9 GNDVCXO_OR C8 VOUTEF2 VCCVCXO D7 C9 VOUTEF1 D8 VCCLOGIC2 D9 GNDLOGIC E7 CLOGIC1 F7 E9 VCCLOGIC1 E8 STROBE SYSCLK F8 RXTXDATA F9 G7 RXTXEN G6 TEST1 G9 CTRLEN G8 CTRLDATA CTRLCLK H9 C417 0.1u C419 0.01u VRIO L403 8.2nH U400 1 _OE 2A 3 GND VCC 5 4 Y SN74LVC1G125DRLR R402 1K C410 0.01u SYSCLK SLICER_IN C420 0.01u VCC_SYN VRIO DIGITALRF_DATA DIGITALRF_ENABLE DIGITALRF_RF_CS DIGITALRF_RF_DATA DIGITALRF_RF_CLK J8 TXOUTD VBAT_IN SYSCLKEN H8 TXOUTG GNDTXVCOD_B GNDTXVCOD VCCTXVCO H6 VCCTX2 J5 GNDTX2 G5 EAMPIB LDO_CONT TXBAND TXMODE F3 VCCTX1 FEMC1 G3 FEMC2 J3 VCCFEMC J9 H7 J7 J6 H4 H5 G4 H3 J4 C425 22p R409 100ohm C423 0.01u SYSCLKEN C_VCCRF RF Transceiver Circuit Diagram Produce RF and BB reference Clock - 26MHz Clock. R401 C408 68p C408 X400 VCXTCXO B8 XOP A9 X400 FA-23H 4 3 1 2 R401 47K 26MHz XON B9 GNDVCXO_OR C8 VOUTEF2 D7 DCXO Circuit Diagram Copyright © 2008 LG Electronics. Inc. All right reserved. Only for training and service purposes - 45 - LGE Internal Use Only

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174

- 45 -
4. Trouble Shooting
4.1.2.3 FEM
Pass wanted signal and include LNA matching circuit.
4.1.2.4 RF Transceiver (B6PLD)
Digital Interface to Baseband. Integrate LNA and VCO circuit.
4.1.2.5 DCXO
Produce RF and BB reference Clock - 26MHz Clock.
LGE Internal Use Only
Copyright © 2008 LG Electronics. Inc.
All right reserved.
Only for training and service purposes
FL400
PCS
DCS
EGSM
/GSM
U401
<Fig.5> DCXO Circuit Diagram
FA-23H
X400
1
2
3
4
26MHz
68p
C408
VCXTCXO
B8
D7
VOUTEF2
B9
XON
XOP
A9
C8
GNDVCXO_OR
R401
47K
X400
C408
R401
<Fig.3> SAW Filter Bark Circuit Diagram
U402
SW400
U400
U401
FL400
U403
X400
L404
3.9nH
C416
3.3p
22p
3p
C414
1
2
GSM900_RX2
13
GSM900_TX
VC1
12
10
VC2
ANT
8
7
GND1
9
GND2
GND3
14
GND4
15
16
GND5
GSM18001900_TX
11
3
GSM1800_RX1
GSM1800_RX2
4
5
GSM1900_RX1
GSM1900_RX2
6
GSM900_RX1
FL400
ESHS-C090SR
C418
3.3p
4.7nH L405
L407
4.7nH
C412
3p
L402
4.7nH
TXON
H2
PCSDCSGND
C2
A1
PCSLNAI
B1
PCSLNAIB
G85LNAI
G85LNAIB
H1
G90G85GND
E2
G90LNAI
E1
G90LNAIB
F1
GNDDMIXIN
E3
G2
GNDLNA_TX1
D2
DCSG90GND
DCSLNAI
C1
DCSLNAIB
D1
J2
DMIXIN
J1
DMIXINB
G85GND
F2
G1
18nH
L406
100ohm
R409
3.9p
C406
R406
68
100ohm
R404
FA-23H
X400
1
2
3
4
26MHz
R402
1K
68p
C408
VRIO
120
R407
0.1u
C407
3
GND
VCC
5
Y
4
1
_OE
U400
SN74LVC1G125DRLR
A
2
C416
3.3p
3p
C414
C_VCCRF
VCC_SYN
C400
0.01u
0.01u
VRIO
C423
1
5
C418
3.3p
R403
120
L405
C404
C417
3.9p
0.1u
C410
0.01u
L407
C405
33nF
C412
3p
0.01u
C403
8.2nH
L403
C419
0.01u
J4
J5
VCCTX2
J6
VCCTXVCO
VCCVCXO
C9
VCCVCXOR
A8
VCXTCXO
B8
D8
VOUTEF1
D7
VOUTEF2
B9
XON
XOP
A9
TXBAND
G4
TXMODE
TXON
H2
TXOUTD
J8
J7
TXOUTG
VBAT_IN
H8
VCCAD
A6
B6
VCCBB
VCCFEMC
J3
VCCLNA
A2
VCCLOGIC1
E9
D9
VCCLOGIC2
B3
VCCMIX
A3
VCCRFLO
A7
VCCRFSYN
VCCRFVCO
A5
VCCTX1
C8
IOUTB_IINB
A4
IOUT_IIN
B4
H4
LDO_CONT
PCSDCSGND
C2
B2
PCSGND
A1
PCSLNAI
B1
PCSLNAIB
B5
QOUTB_QINB
QOUT_QIN
C4
F9
RXTXDATA
G7
RXTXEN
E8
STROBE
SYSCLK
F8
J9
SYSCLKEN
G6
TEST1
F3
G85LNAI
G85LNAIB
H1
G90G85GND
E2
G90LNAI
E1
G90LNAIB
F1
C6
GNDBBAD
GNDDMIXIN
E3
G2
GNDLNA_TX1
E7
GNDLOGIC
D3
GNDMIX
GNDRFLO
C3
C7
GNDRFSYN
GNDRFVCO
C5
G5
GNDTX2
GNDTXVCOD
H6
H7
GNDTXVCOD_B
GNDVCXO_OR
CAFC
B7
F7
CLOGIC1
H9
CTRLCLK
G8
CTRLDATA
CTRLEN
G9
D2
DCSG90GND
DCSLNAI
C1
DCSLNAIB
D1
J2
DMIXIN
J1
DMIXINB
EAMPIB
H5
H3
FEMC1
FEMC2
G3
G85GND
F2
G1
U401
R2A60167BG
R408
100ohm
18nH
L406
C425
C_VCCRF
VCC_SYN
22p
R401
47K
C409
22p
0.01u
C420
BT_CLK
SLICER_IN
SYSCLK
DIGITALRF_RF_DATA
DIGITALRF_RF_CS
DIGITALRF_RF_CLK
DIGITALRF_DATA
DIGITALRF_ENABLE
SYSCLKEN
<Fig.4> RF Transceiver Circuit Diagram