MSI FM2 User Guide - Page 50

AMD Turbo Core Technology

Page 50 highlights

BIOS Setup operate under the default number of cores. When set to [Manual], you will be able to enable/disable the specific CPU core. ▶ AMD Turbo Core Technology This technology automatically increases the frequency of active CPU cores to improve performance. ▶ Adjust Turbo Core Ratio This item is used to adjust Turbo Core ratio. ▶ Adjusted Turbo Core Frequency It shows the adjusted Turbo Core frequency. Read-only. ▶ Adjust GPU Engine Frequency This item is used to adjust the integrated graphics frequency. ▶ Adjusted GPU Engine Frequency It shows the adjusted integrated graphics frequency. Read-only. ▶ DRAM Frequency This item allows you to adjust the DRAM frequency. Please note the overclocking behavior is not guaranteed. ▶ Adjusted DRAM Frequency It shows the adjusted DRAM frequency. Read-only. ▶ DRAM Timing Mode Select whether DRAM timing is controlled by the SPD (Serial Presence Detect) EEPROM on the DRAM module. Setting to [Auto] enables DRAM timings and the following "Advanced DRAM Configuration" sub-menu to be determined by BIOS based on the configurations on the SPD. Selecting [Link] or [Unlink] allows users to configure the DRAM timings for each channel and the following related "Advanced DRAM Configuration" sub-menu manually. ▶ Advanced DRAM Configuration Press to enter the sub-menu. ▶ Command Rate This setting controls the DRAM command rate. ▶ tCL Controls CAS latency which determines the timing delay (in clock cycles) of starting a read command after receiving data. ▶ tRCD Determines the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less clock cycles, the faster the DRAM performance. ▶ tRP Controls number of cycles for RAS (row address strobe) to be allowed to pre-charge. If insufficient time is allowed for RAS to accumulate before DRAM refresh, the DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. ▶ tRAS Determines the time RAS (row address strobe) takes to read from and write to 2-12

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82

2-12
BIOS Setup
operate under the default number of cores. When set to [Manual], you w±ll be able to
enable/d±sable the spec±fic CPU core.
AMD Turbo Core Technology
Th±s technology automat±cally ±ncreases the frequency of act±ve CPU cores to ±mprove
performance.
Adjust Turbo Core Rat±o
Th±s ±tem ±s used to adjust Turbo Core rat±o.
Adjusted Turbo Core Frequency
It shows the adjusted Turbo Core frequency. Read-only.
Adjust GPU Eng±ne Frequency
Th±s ±tem ±s used to adjust the ±ntegrated graph±cs frequency.
Adjusted GPU Eng±ne Frequency
It shows the adjusted ±ntegrated graph±cs frequency. Read-only.
DRAM Frequency
Th±s ±tem allows you to adjust the DRAM frequency. Please note the overclock±ng
behav±or ±s not guaranteed.
Adjusted DRAM Frequency
It shows the adjusted DRAM frequency. Read-only.
DRAM T±m±ng Mode
Select whether DRAM t±m±ng ±s controlled by the SPD (Ser±al Presence Detect)
EEPROM on the DRAM module. Sett±ng to [Auto] enables DRAM t±m±ngs and the
follow±ng “Advanced DRAM Configurat±on” sub-menu to be determ±ned by BIOS based
on the configurat±ons on the SPD. Select±ng [L±nk] or [Unl±nk] allows users to configure
the DRAM t±m±ngs for each channel and the follow±ng related “Advanced DRAM
Configurat±on” sub-menu manually.
Advanced DRAM Configurat±on
Press <Enter> to enter the sub-menu.
Command Rate
Th±s sett±ng controls the DRAM command rate.
tCL
Controls CAS latency wh±ch determ±nes the t±m±ng delay (±n clock cycles) of start±ng
a read command after rece±v±ng data.
tRCD
Determ±nes the t±m±ng of the trans±t±on from RAS (row address strobe) to CAS
(column address strobe). The less clock cycles, the faster the DRAM performance.
tRP
Controls number of cycles for RAS (row address strobe) to be allowed to pre-charge.
If ±nsuffic±ent t±me ±s allowed for RAS to accumulate before DRAM refresh, the DRAM
may fa±l to reta±n data. Th±s ±tem appl±es only when synchronous DRAM ±s ±nstalled
±n the system.
tRAS
Determ±nes the t±me RAS (row address strobe) takes to read from and wr±te to