NEC UN552S External Controls - Page 107

Auto Tile Matrix

Page 107 highlights

21. Auto Tile Matrix 21.1 Auto Tile Matrix Execute This command is used in order to activate the Auto Tile Matrix Setup. 1) The controller requests the monitor to execute Auto Tile Matrix Header SOH-'0'-Monitor ID- '0'-'A'-'1'-'2' Message STX-'C'-'A'-'0'-'3'-'0'-'1'- HM-VM-PID-SEL-TMEM-ETX Check code BCC Delimiter CR Header SOH (01h): Start of Header '0' (30h): Reserved Monitor ID: Specify the Monitor ID of which you want to change a setting. Ex.) If Monitor ID is '1', specify 'A'. '0' (30h): Message sender is the controller. 'A' (41h): Message type is "Command". '1'-'2'(31h, 32h): Message length (18bytes) Message STX (02h): Start of Message 'C'-'A'-'0'-'3' (43h, 41h, 30h, 33h): Auto Tile Matrix Command '0'-'1' (30h, 31h): Execution HM: HORIZONTAL MONITORS 01h (30h, 31h) - 10h (31h, 30h) VM: VERTICAL MONITORS 01h (30h, 31h) - 10h (31h, 30h) PID: PETTERN ID 01h (30h, 31h) *Fixed SEL: CURRENT INPUT SELECT VGA(RGB) : 01h (30h, 31h) *1 DVI : 03h (30h, 33h) *1 VIDEO : 05h (30h, 35h) *1 VGA(YPbPr) : 0Ch (30h, 43h) *1 OPTION : 0Dh (30h, 44h) DisplayPort1 : 0Fh (30h, 46h) DisplayPort2 : 10h (31h, 30h) HDMI1 : 11h (31h, 31h) HDMI2 : 12h (31h, 32h) HDMI3 : 82h (38h, 32h) *2 MP : 87h (38h, 37h) COMPUTE MODULE : 87h (38h, 37h) *1 Available on P404/ P484/ P554/ V404/ V484/ V554/ V404-T/ V484-T/ V554-T/ UN462A/ UN462VA/ UN492S/ UN492VS/ UN552/ UN552V/ UN552S/ UN552VS *2 Not available on P404/ P484/ P554/ V404/ V484/ V554/ V404-T/ V484-T/ V554-T TMEM: TILE MATRIX MEM COMMON : 00h (30h, 30h) INPUT : 01h (30h, 31h) ETX (03h): End of Message Check code BCC: Block Check Code Refer to the section 4.3 "Check code" for a BCC calculation. Delimiter CR (0Dh): End of packet (107/145)

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145

(107/145)
21. Auto Tile Matrix
21.1 Auto Tile Matrix Execute
This command is used in order to activate the Auto Tile Matrix Setup.
1) The controller requests the monitor to execute Auto Tile Matrix
Header
Message
Check code Delimiter
SOH-'0'-Monitor ID-
'0'-'A'-'1'-'2'
STX-'C'-'A'-'0'-'3'-'0'-'1'-
HM-VM-PID-SEL-TMEM-ETX
BCC
CR
Header
SOH (01h): Start of Header
'0' (30h): Reserved
Monitor ID: Specify the Monitor ID of which you want to change a setting.
Ex.) If Monitor ID is '1', specify 'A'.
'0' (30h): Message sender is the controller.
'A' (41h): Message type is "Command".
'1'-'2'(31h, 32h): Message length (18bytes)
Message
STX (02h): Start of Message
'C'-'A'-'0'-'3' (43h, 41h, 30h, 33h): Auto Tile Matrix Command
'0'-'1' (30h, 31h): Execution
HM: HORIZONTAL MONITORS
01h (30h, 31h) - 10h (31h, 30h)
VM: VERTICAL MONITORS
01h (30h, 31h) - 10h (31h, 30h)
PID: PETTERN ID
01h (30h, 31h) *Fixed
SEL: CURRENT INPUT SELECT
VGA(RGB)
: 01h (30h, 31h) *1
DVI
: 03h (30h, 33h) *1
VIDEO
: 05h (30h, 35h) *1
VGA(YPbPr)
: 0Ch (30h, 43h) *1
OPTION
: 0Dh (30h, 44h)
DisplayPort1
: 0Fh (30h, 46h)
DisplayPort2
: 10h (31h, 30h)
HDMI1
: 11h (31h, 31h)
HDMI2
: 12h (31h, 32h)
HDMI3
: 82h (38h, 32h) *2
MP
: 87h (38h, 37h)
COMPUTE MODULE : 87h (38h, 37h)
*1 Available on P404/ P484/ P554/ V404/ V484/ V554/ V404-T/ V484-T/ V554-T/ UN462A/
UN462VA/ UN492S/ UN492VS/ UN552/ UN552V/ UN552S/ UN552VS
*2 Not available on P404/ P484/ P554/ V404/ V484/ V554/ V404-T/ V484-T/ V554-T
TMEM: TILE MATRIX MEM
COMMON : 00h (30h, 30h)
INPUT : 01h (30h, 31h)
ETX (03h): End of Message
Check code
BCC: Block Check Code
Refer to the section 4.3
Check code
for a BCC calculation.
Delimiter
CR (0Dh): End of packet