Sony HCD-C990 Service Manual - Page 76

IC Block Diagrams, RF Board

Page 76 highlights

HCD-C770/C990 • IC Block Diagrams - RF Board - IC001 CXD1881AR RFDC RFSIN ATOP ATON AIN AIP VPA RFAC BYP DIN DIP FNP FNN VNA MEV RX 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 DVDRFP 1 DVDRFN 2 A2 3 B2 4 C2 5 D2 6 CP 7 CN 8 D9 C 10 B 11 A 12 CD D 13 CD C 14 CD B 15 CD A 16 INPUT SEL ATT 4 MUX ATT 2 INPUT IMPEDANCE SEL BUFFER COMPARATOR GCA EQ INPUT BIAS AGC 2 INPUT IMPEDANCE SEL + CLAMP & - ENVELOPE PROGRAMMABLE EQUALIZER FILTER DIFFERENTIATOR AGCO 2 SIGDET LEVEL DAC + - PHASE -- DETECTOR + + PHASE DETECTOR OUTPUT FULL WAVE INHIBIT RECTIFER FROM S-PORT FAST ATTACK AGC CHARGE PUMP AGC HOLD CONTROL SIGNALS TO EACH BLOCK SERIAL PORT REGISTER 3 CE ATT LPF ATT POL SEL CEPOL BUFFER V33 FOR OUTPUT BUFFER PI FE TE CE V25 V125 V25/3 MNTR CONTROL 48 SDEN 47 SDATA 46 SCLK 45 V33 44 LCP 43 LCN 42 MNTR 3 3 FROM FROM VC S-PORT S-PORT TOPHOLD TOPHOLD - + OFFSET CANSEL GCA 4 FROM S-PORT 41 CE D A+D + C + GCA + B + B+C A MUX CD/DVD 3 FROM S-PORT B+D + + GCA W/LPF 3 FROM S-PORT SUM AMP + + A+C - GCA + GCA 3 4 FROM FROM S-PORT S-PORT VCI FOR SERVO INPUT VC = VPB/2 DUAL APC LD H/L FROM S-PORT - + GCA 4 FROM S-PORT MGCUAX GLCPAF CD/DVD CP/CN LOW IMPEDANCE + + GLCPAF GLCPAF OFFSET CANSEL GCA 5 FROM S-PORT GSUCAB CEFDB OFFSET CANSEL 6 FROM S-PORT GCA TE RST 3 FROM S-PORT OFFSET CANSEL 5 FROM S-PORT FOR SERVO PH OUTPUT HOLDEN V25/2 SEL BCA DET TOP HOLD COMPA- RATOR - FROM 2 S-PORT DAC + GSCELA 40 FE 39 TE 38 PI 37 V25 36 V125 35 TPH 34 DFT 33 LINK HYSTERESISTER LINKEN & OFFSET APC SEL DVD/CD FROM S-PORT MIRR COMPARATOR INPUT GAIN FROM S-PORT INPUT 2 IMPEDANCE FROM S-PORT 2 AGCO SINK CURRENT 2 FROM S-PORT BOTTOM ENVELOPE PH INTERNAL FDGHG PEAK/BOTTOM HOLD INPUT BUFFER MUX 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 CD F CD E VPB VC DVDLD CDLD DVDPD CDPD VNB LDON MIRR MP MB MLPF MIN MEVO 76

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142

76
HCD-C770/C990
IC Block Diagrams
– RF Board –
IC001
CXD1881AR
MUX
ATT
INPUT
BIAS
AGC
PROGRAMMABLE
EQUALIZER
FILTER
DIFFERENTIATOR
64
63
62
61
60
59
58
57
51
56
1
2
FULL WAVE
RECTIFER
AGC CHARGE
PUMP
+
+
+
+
+
+
+
+
+
+
+
+
+
+
INPUT
SEL
ATT
2
4
2
2
INPUT
IMPEDANCE
SEL
OFFSET
CANSEL
MNTR
CONTROL
SERIAL
PORT
REGISTER
4
FROM
S-PORT
4
FROM
S-PORT
INPUT
IMPEDANCE
SEL
3
FROM
S-PORT
CLAMP &
ENVELOPE
LEVEL
DAC
SIGDET
AGCO
BUFFER
55
54
53
52
50
49
OUTPUT
INHIBIT
FROM S-PORT
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
GCA
CD/DVD
4
FROM
S-PORT
3
FROM
S-PORT
MUX
3
FROM
S-PORT
GCA
3
FROM
S-PORT
3
FROM
S-PORT
EQ
VC
COMPARATOR
PHASE
DETECTOR
PHASE
DETECTOR
A+D
B+D
+
+
A+C
B+C
GCA
W/LPF
SUM
AMP
18
19
20
21
22
24
25
23
26
27
28
29
31
32
30
GCA
GCA
VCI FOR SERVO INPUT
VC = VPB/2
DUAL APC
LD H/L
FROM S-PORT
APC SEL
DVD/CD
TOPHOLD
GCA
TOPHOLD
GCA
41
48
47
46
45
OFFSET
CANSEL
5
FROM
S-PORT
GCA
40
OFFSET
CANSEL
6
FROM
S-PORT
3
FROM
S-PORT
GCA
CEFDB
CP/CN
LOW
IMPEDANCE
CD/DVD
SUB
MUX
LPF
LPF
39
38
37
36
OFFSET
CANSEL
PEAK/BOTTOM
HOLD
BOTTOM
ENVELOPE
INPUT
BUFFER
5
FROM
S-PORT
LPF
V25/2
TE
RST
35
34
33
FOR SERVO
OUTPUT
PH
TOP
HOLD
SEL
LINKEN
MUX
HOLDEN
+
+
COMPA-
RATOR
INTERNAL
FDGHG
HYSTERESISTER
& OFFSET
FROM S-PORT
MIRR
COMPARATOR
INPUT GAIN
FROM S-PORT
SEL
DAC
SINK CURRENT
FROM S-PORT
2
AGCO
FAST ATTACK
AGC
HOLD
BCA
DET
2
FROM
S-PORT
PH
2
2
INPUT
IMPEDANCE
FROM S-PORT
44
43
42
V33 FOR
OUTPUT
BUFFER
PI
FE
TE
CE
V25
V125
V25/3
LPF ATT
POL SEL
BUFFER
CONTROL
SIGNALS
TO EACH
BLOCK
3
CE ATT
CEPOL
D
C
B
A
CD F
CD E
VPB
VC
DVDLD
CDLD
CDPD
DVDPD
LDON
VNB
MIRR
MP
MB
MIN
MEVO
MLPF
CE
SDEN
SDATA
SCLK
V33
FE
TE
PI
V25
V125
TPH
DFT
LINK
LCP
LCN
MNTR
DVDRFP
DVDRFN
A2
B2
C2
D2
CP
CN
D
C
B
A
CD D
CD C
CD B
CD A
RFDC
RFSIN
ATOP
ATON
AIN
AIP
VPA
RFAC
VNA
BYP
DIN
DIP
FNP
FNN
MEV
RX