Sony HCD-C990 Service Manual - Page 92

Board, Ic607, Cxd9617r Audio Digital Signal Processor

Page 92 highlights

HCD-C770/C990 • DVD BOARD IC607 CXD9617R (AUDIO DIGITAL SIGNAL PROCESSOR) Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 Pin Name VSS XRST EXTIN FS2 VDDI FS1 PLOCK VSS MCLK1 VDDI VSS MCLK2 MS SCKOUT LRCKI1 VDDE BCKI1 SDI1 LRCKO BCKO VSS KFSIO SDO1 SDO2 SDO3 SDO4 SPDIF LRCKI2 BCKI2 SDI2 VSS HACN HDIN HCLK HDOUT HCS SDCLK CLKEN RAS VDDI VSS CAS DQM CS0 WE0 I/O Description - Ground terminal I Reset signal input from the system controller "L": reset I Master clock signal input terminal Not used I Sampling frequency selection signal input terminal Not used - Power supply terminal (+2.6V) I Sampling frequency selection signal input terminal Not used O Internal PLL lock signal output terminal Not used - Ground terminal I System clock signal input terminal (13.5 MHz) - Power supply terminal (+2.6V) - Ground terminal O System clock signal output terminal (13.5 MHz) I Master/slave selection signal input terminal "L": slave, "H": master (fixed at "L" in this set) O Internal system clock signal output to the D/A converter and stream processor I L/R sampling clock signal (44.1 kHz) input from the digital audio processor - Power supply terminal (+3.3V) I Bit clock signal (2.8224 MHz) input from the digital audio processor I Front L-ch and R-ch audio serial data input from the digital audio processor O L/R sampling clock signal (44.1 kHz) output to the D/A converter and stream processor O Bit clock signal (2.8224 MHz) output to the D/A converter and stream processor - Ground terminal I Audio clock signal (11.2896 MHz) input from the digital audio processor O Front L-ch and R-ch audio serial data output to the stream processor O Center and woofer audio serial data output to the stream processor O Rear L-ch and R-ch audio serial data output to the stream processor O Audio serial data output to the D/A converter O S/PDIF signal output terminal Not used I L/R sampling clock signal (44.1 kHz) input from the A/D converter I Bit clock signal (2.8224 MHz) input from the A/D converter I Center and woofer audio serial data input from the digital audio processor - Ground terminal O Acknowledge signal output to the system controller I Write data input from the system controller I Clock signal input from the system controller O Read data output to the system controller I Chip select signal input from the system controller O Clock signal output terminal Not used O Clock enable signal output terminal Not used O Row address strobe signal output terminal Not used - Power supply terminal (+2.6V) - Ground terminal O Column address strobe signal output terminal Not used O Output terminal of data input/output mask Not used O Chip select signal output to the S-RAM O Write enable signal output to the S-RAM 92

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142

92
HCD-C770/C990
DVD
BOARD
IC607
CXD9617R (AUDIO DIGITAL SIGNAL PROCESSOR)
Pin No.
Pin Name
I/O
Description
1
VSS
Ground terminal
2
XRST
I
Reset signal input from the system controller
“L”: reset
3
EXTIN
I
Master clock signal input terminal
Not used
4
FS2
I
Sampling frequency selection signal input terminal
Not used
5
VDDI
Power supply terminal (+2.6V)
6
FS1
I
Sampling frequency selection signal input terminal
Not used
7
PLOCK
O
Internal PLL lock signal output terminal
Not used
8
VSS
Ground terminal
9
MCLK1
I
System clock signal input terminal (13.5 MHz)
10
VDDI
Power supply terminal (+2.6V)
11
VSS
Ground terminal
12
MCLK2
O
System clock signal output terminal (13.5 MHz)
13
MS
I
Master/slave selection signal input terminal
“L”: slave, “H”: master (fixed at “L” in this set)
14
SCKOUT
O
Internal system clock signal output to the D/A converter and stream processor
15
LRCKI1
I
L/R sampling clock signal (44.1 kHz) input from the digital audio processor
16
VDDE
Power supply terminal (+3.3V)
17
BCKI1
I
Bit clock signal (2.8224 MHz) input from the digital audio processor
18
SDI1
I
Front L-ch and R-ch audio serial data input from the digital audio processor
19
LRCKO
O
L/R sampling clock signal (44.1 kHz) output to the D/A converter and stream processor
20
BCKO
O
Bit clock signal (2.8224 MHz) output to the D/A converter and stream processor
21
VSS
Ground terminal
22
KFSIO
I
Audio clock signal (11.2896 MHz) input from the digital audio processor
23
SDO1
O
Front L-ch and R-ch audio serial data output to the stream processor
24
SDO2
O
Center and woofer audio serial data output to the stream processor
25
SDO3
O
Rear L-ch and R-ch audio serial data output to the stream processor
26
SDO4
O
Audio serial data output to the D/A converter
27
SPDIF
O
S/PDIF signal output terminal
Not used
28
LRCKI2
I
L/R sampling clock signal (44.1 kHz) input from the A/D converter
29
BCKI2
I
Bit clock signal (2.8224 MHz) input from the A/D converter
30
SDI2
I
Center and woofer audio serial data input from the digital audio processor
31
VSS
Ground terminal
32
HACN
O
Acknowledge signal output to the system controller
33
HDIN
I
Write data input from the system controller
34
HCLK
I
Clock signal input from the system controller
35
HDOUT
O
Read data output to the system controller
36
HCS
I
Chip select signal input from the system controller
37
SDCLK
O
Clock signal output terminal
Not used
38
CLKEN
O
Clock enable signal output terminal
Not used
39
RAS
O
Row address strobe signal output terminal
Not used
40
VDDI
Power supply terminal (+2.6V)
41
VSS
Ground terminal
42
CAS
O
Column address strobe signal output terminal
Not used
43
DQM
O
Output terminal of data input/output mask
Not used
44
CS0
O
Chip select signal output to the S-RAM
45
WE0
O
Write enable signal output to the S-RAM