HP StorageWorks 16-EL HP StorageWorks Zoning V3.1.x/4.1.x User Guide (AA-RS26C - Page 74

Beginning Running Disparity, Bit Synchronization, Blade, Blind-mate Connector, Block, Blower Assembly

Get HP StorageWorks 16-EL - SAN Switch PDF manuals and user guides View all HP StorageWorks 16-EL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 74 highlights

Glossary Beginning Running Disparity The disparity at the transmitter or receiver when the special character associated with an ordered set is encoded or decoded. See also disparity. BER Bit Error Rate. The rate at which bits are expected to be received in error. Expressed as the ratio of error bits to total bits transmitted. See also error. BISR Built-In Self Repair. Refers to the range of algorithms and circuit techniques to replace fault elements in a VLSI circuit with redundant fault-free ones. See also BIST, CMBISR. BIST Built-In Self Test. The technique of designing circuits with additional logic which can be used to test proper operation of the primary (functional) logic. See also BISR, CMBISR. Bit Synchronization See BER. Blade See 16-port card. Blind-mate Connector A two-way connector used in some switches to provide a connection between the motherboard and the power supply. Block As applies to Fibre Channel, upper-level application data that is transferred in a single sequence. Blower Assembly A fan that prevents a switch (or individual elements within a switch) from overheating. Boot Flash Flash memory that stores the boot code and boot parameters. The processor executes its first instructions from boot flash. Data is cached in RAM. 74 Zoning Version 3.1.x/4.1.x User Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
Glossary
74
Zoning Version 3.1.x/4.1.x User Guide
Beginning Running Disparity
The disparity at the transmitter or receiver when the special character associated with an ordered
set is encoded or decoded.
See also
disparity.
BER
Bit Error Rate. The rate at which bits are expected to be received in error. Expressed as the ratio of
error bits to total bits transmitted.
See also
error.
BISR
Built-In Self Repair. Refers to the range of algorithms and circuit techniques to replace fault
elements in a VLSI circuit with redundant fault-free ones.
See also
BIST, CMBISR.
BIST
Built-In Self Test. The technique of designing circuits with additional logic which can be used to
test proper operation of the primary (functional) logic.
See also
BISR, CMBISR.
Bit Synchronization
See
BER.
Blade
See
16-port card.
Blind-mate Connector
A two-way connector used in some switches to provide a connection between the motherboard and
the power supply.
Block
As applies to Fibre Channel, upper-level application data that is transferred in a single sequence.
Blower Assembly
A fan that prevents a switch (or individual elements within a switch) from overheating.
Boot Flash
Flash memory that stores the boot code and boot parameters. The processor executes its first
instructions from boot flash. Data is cached in RAM.