HP rp7440 Installation Guide, Fourth Edition - HP Integrity rx7640 and HP 9000 - Page 22

System Bacplane to PCI-X Backplane Connectivity, Clocks and Reset, I/O Subsystem

Get HP rp7440 PDF manuals and user guides View all HP rp7440 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 22 highlights

• DC-to-DC converters • Power monitor logic • Two local bus adapter (LBA) chips that create internal PCI buses for communicating with the core I/O card The backplane also contains connectors for attaching the cell boards, the PCI-X backplane, the core I/O board set, SCSI cables, bulk power, chassis fans, the front panel display, intrusion switches, and the system scan card. Unlike Superdome or the HP Integrity rx8640, there are no Crossbar Chips (XBC) on the system backplane. The "crossbar-less" back-to-back CC connection increases performance. Only half of the core I/O board set connects to the system backplane. The MP/SCSI boards plug into the backplane, while the LAN/SCSI boards plug into the PCI-X backplane. Figure 1-11 System Backplane Block Diagram System Bacplane to PCI-X Backplane Connectivity The PCI-X backplane uses two connectors for the SBA link bus and two connectors for the high speed data signals and the manageability signals. SBA link bus signals are routed through the system backplane to the cell controller on each corresponding cell board. The high speed data signals are routed from the SBA chips on the PCI-X backplane to the two LBA PCI bus controllers on the system backplane. Clocks and Reset The system backplane contains reset and clock circuitry that propagates through the whole system. The system backplane central clocks drive all major chip set clocks. The system central clock circuitry features redundant, hot-swappable oscillators. I/O Subsystem The cell board to the PCI-X board path runs from the CC to the SBA, from the SBA to the ropes, from the ropes to the LBA, and from the LBA to the PCI slots seen in Figure 1-12. The CC on cell board 0 and cell board 1 communicates through an SBA over the SBA link. The SBA link consists of both an inbound and an outbound link with an effective bandwidth of approximately 11.5 GB/sec. The SBA converts the SBA link protocol into "ropes." A rope is defined as a high-speed, point-to-point data bus. The SBA can support up to 16 of these high-speed bi-directional rope links for a total aggregate bandwidth of approximately 11.5 GB/sec. Each LBA acts as a bus 22 HP Integrity rx7640 Server and HP 9000 rp7440 Server Overview

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
•
DC-to-DC converters
•
Power monitor logic
•
Two local bus adapter (LBA) chips that create internal PCI buses for communicating with
the core I/O card
The backplane also contains connectors for attaching the cell boards, the PCI-X backplane, the
core I/O board set, SCSI cables, bulk power, chassis fans, the front panel display, intrusion
switches, and the system scan card. Unlike Superdome or the HP Integrity rx8640, there are no
Crossbar Chips (XBC) on the system backplane. The “crossbar-less” back-to-back CC connection
increases performance.
Only half of the core I/O board set connects to the system backplane. The MP/SCSI boards plug
into the backplane, while the LAN/SCSI boards plug into the PCI-X backplane.
Figure 1-11 System Backplane Block Diagram
System Bacplane to PCI-X Backplane Connectivity
The PCI-X backplane uses two connectors for the SBA link bus and two connectors for the high
speed data signals and the manageability signals.
SBA link bus signals are routed through the system backplane to the cell controller on each
corresponding cell board.
The high speed data signals are routed from the SBA chips on the PCI-X backplane to the two
LBA PCI bus controllers on the system backplane.
Clocks and Reset
The system backplane contains reset and clock circuitry that propagates through the whole
system. The system backplane central clocks drive all major chip set clocks. The system central
clock circuitry features redundant, hot-swappable oscillators.
I/O Subsystem
The cell board to the PCI-X board path runs from the CC to the SBA, from the SBA to the ropes,
from the ropes to the LBA, and from the LBA to the PCI slots seen in
Figure 1-12
. The CC on cell
board 0 and cell board 1 communicates through an SBA over the SBA link. The SBA link consists
of both an inbound and an outbound link with an effective bandwidth of approximately 11.5
GB/sec. The SBA converts the SBA link protocol into “ropes.” A rope is defined as a high-speed,
point-to-point data bus. The SBA can support up to 16 of these high-speed bi-directional rope
links for a total aggregate bandwidth of approximately 11.5 GB/sec. Each LBA acts as a bus
22
HP Integrity rx7640 Server and HP 9000 rp7440 Server Overview