eMachines E644G eMachines E644 and E644G Series Serivce Guide - Page 156

Table 4-4., PEI Phase POST Code Table, Functionality Name Include, PostCode.h, Phase, Description

Page 156 highlights

Table 4-3. SEC Phase POST Code Table Functionality Name (Include\ PostCode.h) Phase PostCode Description SEC_GO_TO_SECSTARTUP SEC 09 Setup BIOS ROM cache SEC_GO_TO_PEICORE SEC 0A Enter Boot Firmware Volume * 3rd party relate functions - Platform dependence. Table 4-4. PEI Phase POST Code Table Functionality Name (Include\ PostCode.h) Phase Post Code Description PEI_SIO_INIT PEI 70 Super I/O Initialization PEI_CPU_REG_INIT PEI 71 CPU Early Initialization PEI_CPU_AP_INIT* PEI 72 Multi-processor Early Initial PEI_CPU_HT_RESET* PEI 73 HyperTransport Initialization PEI_PCIE_MMIO_INIT PEI 74 PCIE MMIO BAR Initialization PEI_NB_REG_INIT PEI 75 North Bridge Early Initialization PEI_SB_REG_INIT PEI 76 South Bridge Early Initialization PEI_PCIE_TRAINING* PEI 77 PCIE Training PEI_TPM_INIT PEI 78 TPM Initialization PEI_SMBUS_INIT PEI 79 SMBUS Early Initialization PEI_PROGRAM_CLOCK_GEN PEI 7A Clock Generator Initialization PEI_IGD_EARLY_INITIAL * PEI 7B Internal Graphic device early Initialization PEI_HECI_INIT* PEI 7C HECI Initialization PEI_WATCHDOG_INIT* PEI 7D Watchdog timer Initialization PEI_MEMORY_INIT PEI 7E Memory Initial for Normal boot. PEI_MEMORY_INIT_FOR_CRISIS PEI 7F Memory Initial for Crisis Recovery PEI_MEMORY_INSTALL PEI 80 Simple Memory test PEI_TXTPEI* PEI 81 TXT function early Initialization PEI_SWITCH_STACK PEI 82 Start to use Memory PEI_MEMORY_CALLBACK PEI 83 Set cache for physical memory PEI_ENTER_RECOVERY_MODE PEI 84 Recovery device Initialization PEI_RECOVERY_MEDIA_FOUND PEI 85 Found Recovery image PEI_RECOVERY_MEDIA_NOT_FOUND PEI 86 Recovery image not found PEI_RECOVERY_LOAD_FILE_DONE PEI 87 Load Recovery Image completed 4-22 Troubleshooting

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216

4-22
Troubleshooting
SEC_GO_TO_SECSTARTUP
SEC
09
Setup BIOS ROM cache
SEC_GO_TO_PEICORE
SEC
0A
Enter Boot Firmware Volume
* 3rd party relate functions – Platform dependence.
Table 4-4.
PEI Phase POST Code Table
Functionality Name (Include\
PostCode.h)
Phase
Post Code
Description
PEI_SIO_INIT
PEI
70
Super I/O Initialization
PEI_CPU_REG_INIT
PEI
71
CPU Early Initialization
PEI_CPU_AP_INIT*
PEI
72
Multi-processor Early Initial
PEI_CPU_HT_RESET*
PEI
73
HyperTransport Initialization
PEI_PCIE_MMIO_INIT
PEI
74
PCIE MMIO BAR Initialization
PEI_NB_REG_INIT
PEI
75
North Bridge Early Initialization
PEI_SB_REG_INIT
PEI
76
South Bridge Early Initialization
PEI_PCIE_TRAINING*
PEI
77
PCIE Training
PEI_TPM_INIT
PEI
78
TPM Initialization
PEI_SMBUS_INIT
PEI
79
SMBUS Early Initialization
PEI_PROGRAM_CLOCK_GEN
PEI
7A
Clock Generator Initialization
PEI_IGD_EARLY_INITIAL *
PEI
7B
Internal Graphic device early
Initialization
PEI_HECI_INIT*
PEI
7C
HECI Initialization
PEI_WATCHDOG_INIT*
PEI
7D
Watchdog timer Initialization
PEI_MEMORY_INIT
PEI
7E
Memory Initial for Normal boot.
PEI_MEMORY_INIT_FOR_CRISIS
PEI
7F
Memory Initial for Crisis Recovery
PEI_MEMORY_INSTALL
PEI
80
Simple Memory test
PEI_TXTPEI*
PEI
81
TXT function early Initialization
PEI_SWITCH_STACK
PEI
82
Start to use Memory
PEI_MEMORY_CALLBACK
PEI
83
Set cache for physical memory
PEI_ENTER_RECOVERY_MODE
PEI
84
Recovery device Initialization
PEI_RECOVERY_MEDIA_FOUND
PEI
85
Found Recovery image
PEI_RECOVERY_MEDIA_NOT_FOUND
PEI
86
Recovery image not found
PEI_RECOVERY_LOAD_FILE_DONE
PEI
87
Load Recovery Image completed
Table 4-3.
SEC Phase POST Code Table
Functionality Name (Include\
PostCode.h)
Phase
PostCode
Description