Asus ExpertCenter E500 G9 E500 G9 English User Manual - Page 101

Tweaker's Paradise, BCLK TSC HW Fixup

Get Asus ExpertCenter E500 G9 PDF manuals and user guides View all Asus ExpertCenter E500 G9 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 101 highlights

Tweaker's Paradise Realtime Memory Timing Allows you to enable or disable realtime memory timing. When set to [Enabled], the system will allow performing realtime memory timing changes after MRC_DONE. Configuration options: [Disabled] [Enabled] SPD Write Disable Allows you to enable or disable setting SPD Write Disable. For security recommendations, SPD write disable bit must be set. Configuration options: [TRUE] [FALSE] PVD Ratio Threshold For the Core Domain PLL, the threshold to switch to lower post divider is 15 by default. You can set a value lower than 15 when pushing high BCLK so that Digitally Controlled Oscillator (DCO) remains at reasonable frequency. Configuration options: [Auto] [1] - [40] SA PLL Frequency Override Allows you to configure Sa PLL Frequency. Configuration options: [Auto] [3200 MHz] [1600 MHz] BCLK TSC HW Fixup Allows you to enable or disable BCLK TSC HW Fixup disable during TSC copy from PMA to APIC. Configuration options: [Enabled] [Disabled] Core Ratio Extension Mode Allows you to enable or disable Core Ratio Above 85 Extension Mode. [Disabled] Max Overclocking Ratio Limit as specified by OCMB 0x1 command is 85. [Enabled] Max Overclocking Ratio Limit as specified by OCMB 0x1 command is 120. FLL OC mode Configuration options: [Auto] [Disabled] [Normal] [Elevated] [Extreme Elevated] Core PLL Voltage Allows you to configure the offset for the Core PLL VCC Trim. Use the and keys to adjust the value. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] GT PLL Voltage Allows you to configure the offset for the GT PLL VCC Trim. Use the and keys to adjust the value. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] Ring PLL Voltage Allows you to configure the offset for the Ring PLL VCC Trim. Use the and keys to adjust the value. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] ASUS E500 G9 4-31

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
ASUS E500 G9
4-31
Tweaker’s Paradise
Realtime Memory Timing
Allows you to enable or disable realtime memory timing. When set to
[Enabled]
, the
system will allow performing realtime memory timing changes after MRC_DONE.
Configuration options: [Disabled] [Enabled]
SPD Write Disable
Allows you to enable or disable setting SPD Write Disable. For security
recommendations, SPD write disable bit must be set.
Configuration options: [TRUE] [FALSE]
PVD Ratio Threshold
For the Core Domain PLL, the threshold to switch to lower post divider is 15 by default.
You can set a value lower than 15 when pushing high BCLK so that Digitally Controlled
Oscillator (DCO) remains at reasonable frequency.
Configuration options: [Auto] [1] - [40]
SA PLL Frequency Override
Allows you to configure Sa PLL Frequency.
Configuration options: [Auto] [3200 MHz] [1600 MHz]
BCLK TSC HW Fixup
Allows you to enable or disable BCLK TSC HW Fixup disable during TSC copy from
PMA to APIC.
Configuration options: [Enabled] [Disabled]
Core Ratio Extension Mode
Allows you to enable or disable Core Ratio Above 85 Extension Mode.
[Disabled]
Max Overclocking Ratio Limit as specified by OCMB 0x1 command is
85.
[Enabled]
Max Overclocking Ratio Limit as specified by OCMB 0x1 command is
120.
FLL OC mode
Configuration options: [Auto] [Disabled] [Normal] [Elevated] [Extreme Elevated]
Core PLL Voltage
Allows you to configure the offset for the Core PLL VCC Trim. Use the <+> and <->
keys to adjust the value. The values range from 0.900V to 1.845V with an interval of
0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]
GT PLL Voltage
Allows you to configure the offset for the GT PLL VCC Trim. Use the <+> and <-> keys
to adjust the value. The values range from 0.900V to 1.845V with an interval of 0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]
Ring PLL Voltage
Allows you to configure the offset for the Ring PLL VCC Trim. Use the <+> and <->
keys to adjust the value. The values range from 0.900V to 1.845V with an interval of
0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]