Asus KFN4-D16 User Guide - Page 79

NorthBridge Configuration

Page 79 highlights

NorthBridge Configuration The NorthBridge Configuration menu allows you to change the Northbridge settings. NorthBridge Chipset Configuration Memory Configuration Power Down Control Alternate VID [Auto] [0.850 V] Memory CLK : 333 MHz CAS Latency (Tcl) : 5.0 RAS/CAS Delay (Trcd) : 5 CLK Min Active RAS (Tras) : 15 CLK Row Precharge Time (Trp) : 5 CLK RAS/RAS Delay (Trrd) : 3 CLK Row Cycle (Trc) : 15 CLK Asynchronous Latency : 6 ns +F1 F10 ESC Select Screen Select Item Change Option General Help Save and Exit Exit Memory Configuration The memory configuration menu allows you to change the memory settings. Memory Configuration Memclock Mode MCT Timing Mode Bank Interleaving Enable Clock to All DIMMS MemClk Tristate C3/ATLVID Memory Hole Remapping [Auto] [Auto] [Auto] [Disabled] [Disabled] [Disabled] Memclock Mode [Auto] Sets the memory clock mode. Configuration options: [Auto] [Limit] [Manual] Select the DRAM Frequency programming method. If Auto, the DRAM speed will be based on SPDS. If Limit, the DRAM speed will not exceed the specific value. If Manual, the DRAM speed will be programmed regardless. Select Screen Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit The following item appears when the Memclock Mode is set to Limit or Manual. Memclock Value [200 MHz] Sets the memory clock mode limit. Configuration options: [200 MHz] [266 MHz] [333 MHz] MCT Timing Mode [Auto] Sets the MCT Timing Mode. Configuration options: [Auto] [Limit] Bank Interleaving [Auto] Allows you to enable the bank memory interleaving. Configuration options: [Disabled] [Auto] 4-18 Chapter 4: BIOS setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142

4-18
Chapter 4: BIOS setup
NorthBridge Configuration
The NorthBridge Configuration menu allows you to change the Northbridge
settings.
Memory Configuration
The memory configuration menu allows you to change the memory
settings.
Memory Configuration
Memclock Mode
[Auto]
MCT Timing Mode
[Auto]
Bank Interleaving
[Auto]
Enable Clock to All DIMMS
[Disabled]
MemClk Tristate C3/ATLVID
[Disabled]
Memory Hole Remapping
[Disabled]
Select the DRAM
Frequency programming
method. If Auto,
the DRAM speed will
be based on SPDS.
If Limit, the DRAM
speed will not
exceed the specific
value. If Manual,
the DRAM speed
will be programmed
regardless.
Memclock Mode [Auto]
Sets the memory clock mode.
Configuration options: [Auto] [Limit] [Manual]
The following item appears when the Memclock Mode is set to Limit or
Manual.
Memclock Value [200 MHz]
Sets the memory clock mode limit.
Configuration options: [200 MHz] [266 MHz] [333 MHz]
MCT Timing Mode [Auto]
Sets the MCT Timing Mode. Configuration options: [Auto] [Limit]
Bank Interleaving [Auto]
Allows you to enable the bank memory interleaving.
Configuration options: [Disabled] [Auto]
Select Screen
Select Item
+-
Change Option
F1
General Help
F10
Save and Exit
ESC
Exit
NorthBridge Chipset Configuration
Memory Configuration
Power Down Control
[Auto]
Alternate VID
[0.850 V]
Memory CLK
: 333 MHz
CAS Latency (Tcl)
: 5.0
RAS/CAS Delay (Trcd)
: 5 CLK
Min Active RAS (Tras)
: 15 CLK
Row Precharge Time (Trp) : 5 CLK
RAS/RAS Delay (Trrd)
: 3 CLK
Row Cycle (Trc)
: 15 CLK
Asynchronous Latency
: 6 ns