Epson ActionTower 8000 User Manual - Page 158

Controllers

Get Epson ActionTower 8000 PDF manuals and user guides View all Epson ActionTower 8000 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 158 highlights

Cache Math coprocessor Clock/ calendar Controllers PCI chipset Video Internal cache in the 586-class processor; 256KB, 512KB, or 1MB of external cache installed on 32K x 8,64K x 8, or 128K x 8, 3.3 volt, 15ns cache SRAM DIP chips and two 32K x 8,28-pin, 5 volt, 15ns tag chips (one for the tag and one for the ALT bit); internal and external cache controllable through SETUP Math coprocessor built into the 586-class processor Real-time clock, calendar, and CMOS RAM socketed on main system board with integrated backup battery Provides PCI caching, memory, and control for the PCI bus and the two-channel PCI IDE interface (described under "Hard disk and other IDE devices" below); integrated PCI bridge translates CPU bus cycles to PCI bus cycles and CPU-to-PC1 memory write cycles to PCI burst cycles S3™ Trio64™ PCI VGA controller with integrated 24-bit RAMDAC, 64-bit DRAM interface; includes power-saving and multimedia features; supports resolutions up to 1280 x 1024 in 16 colors with 1MB of video RAM, increasing to 256 colors with 2MB of video RAM; True Color support in the 640 x 480 resolution Specifications A - 3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
Cache
Internal cache in the 586-class processor;
256KB, 512KB, or 1MB of external cache
installed on 32K x 8,64K x 8, or 128K x 8,
3.3 volt, 15ns cache SRAM DIP chips and
two 32K x 8,28-pin, 5 volt, 15ns tag chips
(one for the tag and one for the ALT bit);
internal and external cache controllable
through SETUP
Math
Math coprocessor built into the 586-class
coprocessor
processor
Clock/
calendar
Real-time clock, calendar, and CMOS
RAM socketed on main system board with
integrated backup battery
Controllers
PCI chipset
Provides PCI caching, memory, and
control for the PCI bus and the
two-channel PCI IDE interface (described
under “Hard disk and other IDE devices”
below); integrated PCI bridge translates
CPU bus cycles to PCI bus cycles and
CPU-to-PC1 memory write cycles to PCI
burst cycles
Video
S3™ Trio64™ PCI VGA controller with
integrated 24-bit RAMDAC, 64-bit DRAM
interface; includes power-saving and
multimedia features; supports resolutions
up to 1280 x 1024 in 16 colors with 1MB of
video RAM, increasing to 256 colors with
2MB of video RAM; True Color support in
the 640 x 480 resolution
Specifications
A-3