HP Z4 Maintenance and Service Guide - Page 102

Statement of memory volatility, Nonvolatile memory usage

Get HP Z4 PDF manuals and user guides View all HP Z4 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 102 highlights

B Statement of memory volatility The purpose of this chapter is to provide information regarding erasing and resetting non-volatile memory integrated into the system board. This chapter outlines instructions for restoring memory that can contain personal data or custom settings. HP Business PC products that use Intel- or AMD-based system boards contain volatile DDR memory. The amount of non-volatile memory present in the system depends upon the system configuration. Intel- and AMD-based system boards contain non-volatile memory subcomponents as originally shipped from HP, assuming that no subsequent modifications have been made to the system and assuming that no applications, features, or functionality have been added to or installed on the system. Nonvolatile memory usage The following table lists the non-volatile memory regions that are integrated into the HP Z4 G4 Workstation system board: Non-volatile memory type Amount (Size) Does this memory store customer data? Does this memory retain data when power is removed? Real time 256 Bytes Yes Yes clock (RTC) battery backed up CMOS configuration memory (CMOS) Network 64 Kbytes (per No Yes Interface NIC; not Controller customer (NIC) EEPROM accessible) Battery- 64 bytes Yes Yes Backed SIO RAM What is the purpose of this memory? How is data input into this memory? How is this memory writeprotected? How is this memory reset or cleared? Stores system date and time, LAN settings, and limited security settings. Using the F10 Setup utility or changing the Microsoft Windows date and time. This memory is not writeprotected. HP recommends password protecting the F10 Setup utility. The CMOS configuration memory is cleared by removing the 3V battery from the system board for at least 5 minutes. Store NIC configuration, MAC address and NIC firmware. Using a factory utility from the NIC vendor that can be run from DOS or the EFI shell. There are no readilyavailable user tools to write to this memory region. A checksum is used to disallow any bit modifications There are no HP tools to write or modify this memory in any way. NIC vendors may have tools to change settings in this memory region. Stores basic power management firmware settings and power loss error reporting. Programmed at the factory. Code is updated when the system BIOS is updated. A utility is required for writing data to this memory and is available on the HP website. Writing data The SIO RAM memory is cleared by removing the 3V battery from the system board for at least 5 minutes. 94 Appendix B Statement of memory volatility

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
B
Statement of memory volatility
The purpose of this chapter is to provide information regarding erasing and resetting non-volatile memory
integrated into the system board. This chapter outlines instructions for restoring memory that can contain
personal data or custom settings.
HP Business PC products that use Intel- or AMD-based system boards contain volatile DDR memory.
The amount of non-volatile memory present in the system depends upon the system
configuration.
Intel- and
AMD-based system boards contain non-volatile memory subcomponents as originally shipped from HP,
assuming that no subsequent
modifications
have been made to the system and assuming that no
applications, features, or functionality have been added to or installed on the system.
Nonvolatile memory usage
The following table lists the non-volatile memory regions that are integrated into the HP Z4 G4 Workstation
system board:
Non-volatile
memory type
Amount (Size)
Does this
memory store
customer
data?
Does this
memory
retain data
when power
is removed?
What is the
purpose of
this memory?
How is data
input into
this memory?
How is this
memory
write-
protected?
How is this
memory reset
or cleared?
Real time
clock (RTC)
battery
backed up
CMOS
configuration
memory
(CMOS)
256 Bytes
Yes
Yes
Stores system
date and time,
LAN settings,
and limited
security
settings.
Using the F10
Setup utility
or changing
the Microsoft
Windows date
and time.
This memory
is not write-
protected. HP
recommends
password
protecting the
F10 Setup
utility.
The CMOS
configuration
memory is
cleared by
removing the
3V battery
from the
system board
for at least 5
minutes.
Network
Interface
Controller
(NIC) EEPROM
64 Kbytes (per
NIC; not
customer
accessible)
No
Yes
Store NIC
configuration,
MAC address
and NIC
firmware.
Using a
factory utility
from the NIC
vendor that
can be run
from DOS or
the EFI shell.
There are no
readily-
available user
tools to write
to this
memory
region. A
checksum is
used to
disallow any
bit
modifications
There are no
HP tools to
write or
modify this
memory in
any way. NIC
vendors may
have tools to
change
settings in
this memory
region.
Battery-
Backed SIO
RAM
64 bytes
Yes
Yes
Stores basic
power
management
firmware
settings and
power loss
error
reporting.
Programmed
at the factory.
Code is
updated when
the system
BIOS is
updated.
A utility is
required for
writing data to
this memory
and is
available on
the
HP website.
Writing data
The SIO RAM
memory is
cleared by
removing the
3V battery
from the
system board
for at least 5
minutes.
94
Appendix B
Statement of memory volatility