MSI K7D MASTER User Guide - Page 59

AGP Secondary Lat Timer, SDRAM ECC Setting, Super Bypass Mode, DDR SDRAM Timing Setting

Page 59 highlights

AWARD® BIOS Setup ongoing basis at regular intervals. AGP Secondary Lat Timer This allows you to set the AGP Secondary Lat Timer. The settings are: 00h, 20h, 40h, 60h, 80h, C0h, FFh. SDRAM ECC Setting This allows you to set the SDRAM Error Correcting Code. The settings are: Disabled, Check Only, Correct Errors, or Correct+Scrub. Super Bypass Mode When enabled, the chipset internally bypasses certain memory to CPU pipe stages for optimal performance. The settings are: Disabled or Enabled. Note: This item is hidden if both processors are running. DDR SDRAM Timing Setting By This feature allows you to set the DDR SDRAM Timing Setting. The options are: Auto and Manual. When setting to Auto, the system will automatically set proper values to DDR SDRAM Idle Limit, Page Hit Limit, Trc Cycle, Trp Cycle, Tras Cycle, CAS Latency Cycle and Trcd Cycle. To ensure optimal operation, it is recommended that you set this option to Auto. 3-13

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112

AWARD
®
BIOS Setup
3-13
ongoing basis at regular intervals.
AGP Secondary Lat Timer
This allows you to set the AGP Secondary Lat Timer. The settings are:
00h,
20h, 40h, 60h, 80h, C0h, FFh
.
SDRAM ECC Setting
This allows you to set the SDRAM Error Correcting Code. The settings are:
Disabled, Check Only, Correct Errors, or Correct+Scrub
.
Super Bypass Mode
When enabled, the chipset internally bypasses certain memory to CPU pipe
stages for optimal performance. The settings are:
Disabled
or
Enabled
.
Note: This item is hidden if both processors are running.
DDR SDRAM Timing Setting By
This feature allows you to set the DDR SDRAM Timing Setting. The options
are:
Auto
and
Manual
. When setting to
Auto
, the system will automatically set
proper values to DDR SDRAM Idle Limit, Page Hit Limit, Trc Cycle, Trp Cycle,
Tras Cycle, CAS Latency Cycle and Trcd Cycle. To ensure optimal operation,
it is recommended that you set this option to
Auto
.