Asus RS700-E10-RS12U User Manual - Page 176

Override Max Link Width [Auto], PCI-E Port DeEmphasis [-3.5 dB]

Page 176 highlights

The following items appear only when PCI-E Port is set to [Auto] or [Enable]. Hot Plug Capable [Auto] This option specifies if the link is considered Hot Plug capable. Configuration options: [Auto] [Disable] [Enable] Surprise Hot Plug Capable [Disable] This option specifies if the link is considered Surprise Hot Plug capable. Configuration options: [Disable] [Enable] PCI-E Port Link Disable [No] This option disabled the link so that the no training occurs but the CFG space is still active. Configuration options: [No] [Yes] Link Speed [Auto] Choose the Link Speed for this PCIe port. Configuration options: [Auto] [Gen 1 (2.5 GT/s)] [Gen 2 (5 GT/s)] [Gen 3 (8 GT/s)] Override Max Link Width [Auto] Override the max link width that was set by bifurcation. Configuration options: [Auto] [x1] [x2] [x4] [x8] [x16] The following item appears only when Link Speed is set to [Auto], [Gen 2 (5 GT/s)], or [Gen 3 (8 GT/s)]. PCI-E Port DeEmphasis [-3.5 dB] De-Emphasis control (LNKCON2 [6]) for this PCIe port. Configuration options: [-6.0 dB] [-3.5 dB] PCI-E Port Clocking [Common] Configure port clocking via LNKCON [6]. This refers to this component and the down stream component. Configuration options: [Distinct] [Common] PCI-E Port Clock Gating [Enable] Allows you to enable or disable Clock Gating for this PCIe port. Configuration options: [Disable] [Enable] Data Link Feature Exchange [Enable] Allows you to enable or disable data link feature negotiation in the Data Link Feature Capabilities (DLFCAP) register. Configuration options: [Disable] [Enable] PCI-E Port MPSS [Auto] Configure Max Payload Size Supported in PCIe Device Capabilities register. Configuration options: [128B] [256B] [512B] [Auto] PCI-E Port D-state [D0] Set to D0 for normal operation, D3Hot to bi in low-power state. Configuration options: [D0] [D3Hot] PCI-E ASPM Support [Disable] Allows you to enable or disable ASPM (L1) support for the downstream devices. Configuration options: [Auto] [L1 Only] [Disable] 5-44 Chapter 5: BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212

5-44
Chapter 5: BIOS Setup
The following items appear only when
PCI-E Port
is set to
[Auto]
or
[Enable]
.
Hot Plug Capable [Auto]
This option specifies if the link is considered Hot Plug capable.
Configuration options: [Auto] [Disable] [Enable]
Surprise Hot Plug Capable [Disable]
This option specifies if the link is considered Surprise Hot Plug capable.
Configuration options: [Disable] [Enable]
PCI-E Port Link Disable [No]
This option disabled the link so that the no training occurs but the CFG
space is still active.
Configuration options: [No] [Yes]
Link Speed [Auto]
Choose the Link Speed for this PCIe port.
Configuration options: [Auto] [Gen 1 (2.5 GT/s)] [Gen 2 (5 GT/s)] [Gen 3 (8
GT/s)]
Override Max Link Width [Auto]
Override the max link width that was set by bifurcation.
Configuration options: [Auto] [x1] [x2] [x4] [x8] [x16]
The following item appears only when
Link Speed
is set to
[Auto]
,
[Gen 2 (5 GT/s)]
, or
[Gen 3 (8 GT/s)]
.
PCI-E Port DeEmphasis [-3.5 dB]
De-Emphasis control (LNKCON2 [6]) for this PCIe port.
Configuration options: [-6.0 dB] [-3.5 dB]
PCI-E Port Clocking [Common]
Configure port clocking via LNKCON [6]. This refers to this component and
the down stream component.
Configuration options: [Distinct] [Common]
PCI-E Port Clock Gating [Enable]
Allows you to enable or disable Clock Gating for this PCIe port.
Configuration options: [Disable] [Enable]
Data Link Feature Exchange [Enable]
Allows you to enable or disable data link feature negotiation in the Data
Link Feature Capabilities (DLFCAP) register.
Configuration options: [Disable] [Enable]
PCI-E Port MPSS [Auto]
Configure Max Payload Size Supported in PCIe Device Capabilities
register.
Configuration options: [128B] [256B] [512B] [Auto]
PCI-E Port D-state [D0]
Set to D0 for normal operation, D3Hot to bi in low-power state.
Configuration options: [D0] [D3Hot]
PCI-E ASPM Support [Disable]
Allows you to enable or disable ASPM (L1) support for the downstream
devices.
Configuration options: [Auto] [L1 Only] [Disable]