Asus RS700-E10-RS12U User Manual - Page 178

Non-Transparent Bridge PCIe Port Definition [Transparent Bridge], IODC Configuration [KTI Option]

Page 178 highlights

Unsupported Request [Disable] Controls the reporting of unsupported requests that IIO itself detects on requests its receives from a PCI Express/DMI port. Configuration options: [Disable] [Enable] Alternate TxEq [Disable] Allows you to enable or disable TxEq. Configuration options: [Disable] [Enable] SRIS [Disable] Allows you to enable or disable SRIS. Configuration options: [Disable] [Enable] ECRC Generation [Disable] Allows you to enable or disable ECRC Generation (Error Capabilities and Control Register). Configuration options: [Disable] [Enable] ECRC Check [Disable] Allows you to enable or disable ECRC Check (Error Capabilities and Control Register). Configuration options: [Disable] [Enable] SERRE [Disable] Allows you to enable or disable SERRE (SERR Reporting Enable). Configuration options: [Disable] [Enable] IODC Configuration [KTI Option] Allows you to enable or disable IODC (IO Direct Cache): Generate snoops instead of memory lookups, for remote InvItoM (IIO) and/or WCiLF (cores). Configuration options: [KTI Option] [Auto] [Enable for Remote InvItoM Hybrid Push] [InvItoM AllocFlow] [Enable for Remote InvItoM Hybrid AllocNonAlloc] [Enable for Remote InvItoM and Remove WViLF] Non-Transparent Bridge PCIe Port Definition [Transparent Bridge] Configures port as TB, NB-NTB, or NTB-RP (DON'T SELECT NTB-RP for legacy IIO on AO Si!) Configuration options: [Transparent Bridge] [NTB to NTB] Imbar2 Size [22] Used to set the prefetchable Imbar2 size on primary side of NTB. Value range representing BAR sizes . Embar1 Size [22] Used to set the prefetchable Embar1 size on primary side of NTB. Value range representing BAR sizes . Embar2 Size [22] Used to set the prefetchable Embar2 size on primary side of NTB. Value range representing BAR sizes . Hide Port? [No] User can force to hide this root port from OS. Configuration options: [No] [Yes] MCTP [Yes] Allows you to enable or disable MCTP. Configuration options: [No] [Yes] Extra Bus Reserved [0] Extra Bus Reserved for bridges behind this Root Bridge. Configuration options: [0] - [7] 5-46 Chapter 5: BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212

5-46
Chapter 5: BIOS Setup
Unsupported Request [Disable]
Controls the reporting of unsupported requests that IIO itself detects on
requests its receives from a PCI Express/DMI port.
Configuration options: [Disable] [Enable]
Alternate TxEq [Disable]
Allows you to enable or disable TxEq.
Configuration options: [Disable] [Enable]
SRIS [Disable]
Allows you to enable or disable SRIS.
Configuration options: [Disable] [Enable]
ECRC Generation [Disable]
Allows you to enable or disable ECRC Generation (Error Capabilities and
Control Register).
Configuration options: [Disable] [Enable]
ECRC Check [Disable]
Allows you to enable or disable ECRC Check (Error Capabilities and
Control Register).
Configuration options: [Disable] [Enable]
SERRE [Disable]
Allows you to enable or disable SERRE (SERR Reporting Enable).
Configuration options: [Disable] [Enable]
IODC Configuration [KTI Option]
Allows you to enable or disable IODC (IO Direct Cache): Generate snoops
instead of memory lookups, for remote InvItoM (IIO) and/or WCiLF (cores).
Configuration options: [KTI Option] [Auto] [Enable for Remote InvItoM
Hybrid Push] [InvItoM AllocFlow] [Enable for Remote InvItoM Hybrid
AllocNonAlloc] [Enable for Remote InvItoM and Remove WViLF]
Non-Transparent Bridge PCIe Port Definition [Transparent Bridge]
Configures port as TB, NB-NTB, or NTB-RP (DON’T SELECT NTB-RP for
legacy IIO on AO Si!)
Configuration options: [Transparent Bridge] [NTB to NTB]
Imbar2 Size [22]
Used to set the prefetchable Imbar2 size on primary side of NTB. Value
range <12...51> representing BAR sizes <4KB...128PB>.
Embar1 Size [22]
Used to set the prefetchable Embar1 size on primary side of NTB. Value
range <12...51> representing BAR sizes <4KB...128PB>.
Embar2 Size [22]
Used to set the prefetchable Embar2 size on primary side of NTB. Value
range <12...51> representing BAR sizes <4KB...128PB>.
Hide Port? [No]
User can force to hide this root port from OS.
Configuration options: [No] [Yes]
MCTP [Yes]
Allows you to enable or disable MCTP.
Configuration options: [No] [Yes]
Extra Bus Reserved [0]
Extra Bus Reserved for bridges behind this Root Bridge.
Configuration options: [0] - [7]