Intel E5310 Specification Update - Page 15

Specification Changes, Specification Clarifications, Documentation Changes, Errata Sheet 6 of 6 - xeon 64 bit

Get Intel E5310 - Xeon 1.6 GHz 8M L2 Cache 1066MHz FSB LGA771 Active Quad-Core Processor PDF manuals and user guides
UPC - 735858190800
View all Intel E5310 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 15 highlights

Errata (Sheet 6 of 6) Number Steppings B-3 G-0 AJ123 X X AJ124 X X AJ125 X X Status No Fix No Fix No Fix AJ126 X X No Fix AJ127 X X No Fix ERRATA A VM Exit Occurring in IA-32e Mode May Not Produce a VMX Abort When Expected Not-Present Page Faults May Set the RSVD Flag in the Error Code VM Exits Due to "NMI-Window Exiting" May Be Delayed by One Instruction FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode A 64-bit Register IP-relative Instruction May Return Unexpected Results Specification Changes Number SPECIFICATION CHANGES AJ1 Implementation of System Management Range Registers Specification Clarifications No. SPECIFICATION CLARIFICATIONS AJ1 Clarification of TRANSLATION LOOKASIDE BUFFERS (TLBS) Invalidation Documentation Changes No. DOCUMENTATION CHANGES None for this revision of this specification update. Intel® Xeon® Processor 5300 Series 15 Specification Update, December 2010

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
Intel® Xeon® Processor 5300 Series
15
Specification Update, December 2010
AJ123
X
X
No Fix
A VM Exit Occurring in IA-32e Mode May Not Produce a VMX Abort
When Expected
AJ124
X
X
No Fix
Not-Present Page Faults May Set the RSVD Flag in the Error Code
AJ125
X
X
No Fix
VM Exits Due to “NMI-Window Exiting” May Be Delayed by One
Instruction
AJ126
X
X
No Fix
FP Data Operand Pointer May Be Incorrectly Calculated After an FP
Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit
Address Size in 64-bit Mode
AJ127
X
X
No Fix
A 64-bit Register IP-relative Instruction May Return Unexpected
Results
Specification Changes
Number
SPECIFICATION CHANGES
AJ1
Implementation of System Management Range Registers
Specification Clarifications
No.
SPECIFICATION CLARIFICATIONS
AJ1
Clarification of TRANSLATION LOOKASIDE BUFFERS (TLBS) Invalidation
Documentation Changes
No.
DOCUMENTATION CHANGES
None for this revision of this specification update.
Errata (Sheet 6 of 6)
Number
Steppings
Status
ERRATA
B-3
G-0